HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 1[/85](#page-84-0)

FEATURES

- \blacklozenge Reflective, compact, high-resolution, absolute encoder iCs
- \blacklozenge Series of 3 basic encoder iCs for matched code discs (\varnothing 9 mm, 26 mm) and linear scales (max. 6.71 m)
- ♦ Unique *FlexCode[®]* circuitry for arbitrary code disc diameters
- ♦ Monolithic HD Phased Array with excellent signal matching
- ◆ *EncoderBlue*[®]: System-on-chip design with embedded blue LED for excellent signal quality
- ◆ LED power control
- ◆ Absolute singleturn resolution of 22 bit (\varnothing 26 mm) with on-chip interpolation
- ♦ Automatic adjustment features on command
- ♦ Calibration and configuration storage via external I2C EEPROM
- ♦ Digital BiSS, SSI, and SPI interfaces with CMOS I/O
- \blacklozenge Operational and temperature monitoring with alarm messaging
- \blacklozenge Operation at 4.5 V to 5.5 V within -40 °C to 125 °C
- ♦ 2.5 V, 3.3 V, and 5.0 V compatible I/O ports
- ♦ Unique *FlexCount[®]* interpolation for arbitrary ABZ resolution
- ç UVW commutation signals for motors with 1 to 32 pole pairs
- ◆ Configurable analog outputs
- ♦ Absolute Data Interface (ADI) to multiturn sensors
- Wide assembly tolerances ensure easy installation

APPLICATIONS

- \triangle Low-height, absolute optical position encoders
- Factory automation and robotics
- Servo motors
- Linear actuators

PACKAGES

optoQFN32-5x5 5 mm x 5 mm x 0.9 mm RoHS compliant

Rev E1, Page 2[/85](#page-84-0)

DESCRIPTION

The iC-PZ Series represents advanced optical-reflective absolute encoder iCs featuring integrated photosensors. Utilizing an *HD Phased Array* and an *Embedded Blue LED Chip*, an outstanding signal fidelity is obtained at relaxed alignment tolerances.

Typical applications are high-resolution rotary and linear position encoders.

Blue-enhanced photosensors are adapted to the short wavelength of the embedded blue LED, improving the signal contrast for an outstanding jitter performance. The optical crosstalk is minimized due to the unique assembly technology of the emitter and sensor.

The internally powered blue LED ensures constant illumination without any external wiring. A sine square or sum control mode is selectable for LED power control.

Automatic adjustment features provide fast and reliable signal calibration on command.

Unique features like FlexCount® and FlexCode® guarantee highest flexibility regarding encoder resolution and diameter.

The configuration and calibration data is stored in an external I2C EEPROM. Additional user data can be stored and accessed via iC-PZ.

The analog circuitry and the integrated blue LED are operated at $5V \pm 10\%$. For the digital supply including the I/O ports, a voltage range of 2.25 V to 5.5 V is possible. Both supply inputs can be shorted and operated at 5 V.

BiSS, SSI, and SPI are supported as digital interfaces to ensure easy system-integration.

General notice on materials under excessive conditions

Epoxy resins (such as solder resists, IC package and injection molding materials, as well as adhesives) may show discoloration, yellowing, and surface changes in general when exposed long-term to high temperatures, humidity, irradiation, or due to thermal treatments for soldering and other manufacturing processes.

Equally, standard molding materials used for IC packages can show visible changes induced by irradiation, among others when exposed to light of shorter wavelengths, blue light for instance. Such surface effects caused by visible or IR LED light are rated to be of cosmetic nature, without influence to the chip's function, its specifications and reliability.

Note that any other material used in the system (e.g. varnish, glue, code disc) should also be verified for irradiation effects.

General notice on application-specific programming

Parameters defined in the datasheet represent supplier's attentive tests and validations, but - by principle - do not imply any warranty or guarantee as to their accuracy, completeness or correctness under all application conditions. In particular, setup conditions, register settings and power-up have to be thoroughly validated by the user within his specific application environment and requirements (system responsibility).

The chip's performance in application is impacted by system conditions like the quality of the optical target, the illumination, temperature and mechanical stress, sensor alignment and initial calibration.

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 3[/85](#page-84-0)

CONTENTS

Rev E1, Page 4[/85](#page-84-0)

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 5[/85](#page-84-0)

PACKAGING INFORMATION

SENSOR LAYOUT

¹ Inspection class for the optical inspection of detector areas. Refer to [Optical Selection Criteria](https://www.ichaus.de/Optical_Selection_Criteria) for further description.

Rev E1, Page 6[/85](#page-84-0)

PIN CONFIGURATION oQFN32-5x5 (5 mm x 5 mm)

PIN FUNCTIONS

IC top marking: <P-CODE> = product code, <A-CODE> = assembly code (subject to changes);

- $^{\rm 1}$ Pin numbers marked with n.c. are not connected.
² The backside pad has to be connected by a single link to GNDA. A current flow across the pad is not permissible.
- ³ GNDA and GNDIO must be at the same potential but should be connected with separate lines from a star point on the PCB.

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 7[/85](#page-84-0)

PACKAGE DIMENSIONS

dra_oqfn32-5x5-4_pzxxxx_0_pack_1, 10:1 All dimensions given in mm. General Tolerances of form and position according to JEDEC MO-220. Positional tolerance of sensor pattern: ±70μm / ±1° (with respect to center of backside pad). Maximum molding excess +20μm / -75μm versus surface of glass. Small pits in the mold surface, which may occasionally appear due to the manufacturing process, are cosmetic in nature and do not affect reliability.

Rev E1, Page 8[/85](#page-84-0)

ABSOLUTE MAXIMUM RATINGS

1 JEDEC document JEP 155: 500V HBM allows safe manufacturing with a standard ESD control process

THERMAL DATA

All currents flowing into the device pins are positive; all currents flowing out of the device pins are negative.

Rev E1, Page 9[/85](#page-84-0)

ELECTRICAL CHARACTERISTICS

Rev E1, Page 10[/85](#page-84-0)

ELECTRICAL CHARACTERISTICS

Rev E1, Page 11[/85](#page-84-0)

ELECTRICAL CHARACTERISTICS

Rev E1, Page 12[/85](#page-84-0)

ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS: Diagrams

Figure 1: Definition of AB duty cycle variation.

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 13[/85](#page-84-0)

OPERATING REQUIREMENTS: Supply Voltages

Figure 2: Supply voltages at startup

Rev E1, Page 14[/85](#page-84-0)

OPERATING REQUIREMENTS: BiSS Slave

 $(*)$ Allow t_{out} to elapse.

Figure 3: BiSS timing

Figure 4: BiSS slave timeout

Rev E1, Page 15[/85](#page-84-0)

OPERATING REQUIREMENTS: SSI Slave

Figure 5: SSI timing

Figure 6: SSI slave timeout

Rev E1, Page 16[/85](#page-84-0)

OPERATING REQUIREMENTS: SPI Slave

Figure 7: SPI timing

Rev E1, Page 17[/85](#page-84-0)

OPERATING REQUIREMENTS: Absolute Data Interface (ADI)

Figure 8: ADI timing with SSI protocol

ADA sampling and setup/hold times

ADA is sampled with the double frequency of ACL. With each rising ACL edge iC-PZ processes the previously sampled ADA, i.e., the ADA that has been sampled with the previous falling ACL edge. As a consequence, ADA has to be stable after $t = (T_{ACL}/2 - t_s)$ after a rising ACL edge.

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 18[/85](#page-84-0)

SIGNAL DEFINITIONS

Figure 9: Definition of positive direction of movement

Figure 10: Definition of mechanical degrees / radians (°m / radm) and electrical degrees / radians (°e / rade)

A section of a code disc and a section of a linear scale are shown in Figure [10.](#page-17-1) Six sine/cosine periods are generated by either of them as illustrated. In this example, the code disc has to be moved by 30 mechanical degrees (°m) to generate those six signal periods. Each period represents 360 electrical degrees (°e).

If radians are used instead of degrees, the code disc has to be moved by $\frac{\pi}{6}$ mechanical radians (radm). Respectively, each period represents 2π electrical radians (rade).

In this document, the frequency of sine/cosine signals is denoted as f()sin.

Rev E1, Page 19[/85](#page-84-0)

LINEAR REGULATOR

Figure 11: External capacitance blocking pin C1V8

An integrated linear regulator generates the digital core voltage of 1.8 V from the digital supply VDDIO/GNDIO. To ensure a stable regulated voltage, a blocking capacitor at pin C1V8 is required. The recommended capacitance is given in [R01](#page-10-0) on page [11.](#page-10-0)

Note: The regulated voltage is for internal use only and must not be used to supply additional circuitry. Sensing the regulated voltage with a high impedance, e. g. for safety reasons, is possible.

EEPROM SELECTION

For proper usage of iC-PZ, an external I2C-EEPROM with the characteristics defined below is required:

- Size of 2 kbit up to 16 kbit (larger sizes are recommended to provide storage for BiSS EDS and user data).
- Supply voltage from 1.8 V up to desired VDDIO. If VDDIO is shorted to VDDA, the supply voltage may begin at 3.0 V (see [P02](#page-10-1) on page [9\)](#page-8-0).
- Compatible with 400 kHz I2C bus mode.
- Page size > 8 byte.
- 7-bit I2C device address is set to 0x50.

ATTENTION: EEPROMs which consider block selection bits as don't care should not be used. This can be the case with 8-pin devices, as well as with 5-pin devices not featuring A2, A1, A0 pins. Be aware of potential conflicts:

If a user addresses memory beyond the 2 kbit range, iC-PZ configuration data will be overwritten. If further I2C slave devices are operated on the same bus, higher device addresses may be occupied. RPL (register protection level) may be passed over.

POWER-ON RESET

To ensure correct startup, the system is reset until all power-on thresholds defined in ELECTRICAL CHAR-ACTERISTICS section Power-On Reset are exceeded:

- VDDA must exceed threshold VDDAon
- VDDIO must exceed threshold VDDIOpor

STARTUP

A system-restart is triggered by one of the following events:

- Power-on reset (VDDA, VDDIO)
- Pin NRES (0 = reset, $1 =$ active)
- Command [REBOOT](#page-52-1) via serial interface

While iC-PZ is in reset state or during power-up phase, pin GPIO(0) is low, indicating that the system is not yet ready. Communication using one of the serial interfaces is not possible at this time. After leaving the

reset state, iC-PZ performs its internal startup routines, including reading the configuration stored in the external EEPROM and optionally the multiturn position from an external multiturn-device. During startup, communication using one of the serial interfaces is not allowed. Afterwards, pin GPIO(0) goes high and iC-PZ is ready.

In case the communication with the EEPROM fails, iC-PZ will load its default configuration.

Rev E1, Page 20[/85](#page-84-0)

INTERFACE PORTS

Five interfaces, of which three are multiplexed to ports A, B, and C, are provided by iC-PZ. The individual port configuration is made via pins CFG(2:0). By connecting those pins to the appropriate levels GNDIO (L), VDDIO/2 (M), or VDDIO (H), one of the configurations shown in Table [9](#page-19-1) is selected. The pin assignment to the corresponding configuration is defined in Table [10.](#page-19-2) For further configurations refer to [INTERFACE PORTS](#page-28-4) [CONFIGURATION](#page-28-4) on page [29.](#page-28-4)

Note: As BiSS and SSI share its physical ports, the interface of choice has to be enabled additionally via [SSI_EN.](#page-42-3) Refer to [BiSS SLAVE](#page-42-2) on page [43.](#page-42-2)

Pin Level		Port Function			
CFG(2)	CFG(1)	CFG(0)	Port A	Port B	Port C
			SPI	BISS/SSI	ABZ
		М	SPI	BISS/SSI	Analog
		н	SPI	BiSS/SSI	UVW
н			BISS/SSI	ABZ	UVW
н		М	BiSS/SSI	ABZ	Analog
н		н	BISS/SSI	UVW	Analog
н	н		SPI	ABZ	UVW
н	н	М	SPI	ABZ	Analog
н	н	н	SPI	UVW	Analog
M		н	ABZ	UVW	Analog
Others		Reserved (do not use)			

Table 9: Pin configured port function

Table 10: Pin assignment to interface signal

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 21[/85](#page-84-0)

CIRCUIT DESIGN PROPOSALS

Figure 12: Circuit schematic with BiSS, ABZ and UVW port configuration

Figure 13: Circuit schematic with SPI, ABZ and analog port configuration

MEMORY ORGANIZATION

Besides the on-chip RAM, data from an external EEPROM or other I2C devices can be accessed via iC-PZ. An overview of the memory organization is given in Table [11.](#page-21-4)

Registers are organized in banks. Banks 0x00..0x0E contain device configuration registers, which are located in the on-chip RAM. Registers 0x40..0x7F are not assigned to banks and are accessed directly disregarding the active bank. Banks 0x20..0x3F can be used to access registers in an external EEPROM. Additional MT devices can be configured via bank 0x20. EDS and user data is stored in banks 0x24..0x3F. Additionally, data from up to four external I2C devices can be accessed using banks 0x40..0x4F.

Bank	Address	Content	Location	RPL
0x000x0E	0x000x3F	iC-PZ Device Configuration (volatile)	On-chip RAM	r/w
all	0x400x7F	iC-PZ Direct Access	On-chip RAM	n.a.
0x20	0x000x3F	MT Device Configuration (e.g. iC-PV)	EEPROM: 0x000 - 0x03F	r/w
X	X	iC-PZ Device Configuration (non-volatile)	EEPROM: 0x040 - 0x0FF	n. a.
0x240x3F	0x000x3F	EDS, User Data	EEPROM: 0x100 - 0x7FF	r/w
0x40.0x43	0x000x3F	I2C device 0 data	I2C device memory	n. a.
0x44.0x47	0x00.0x3F	I2C device 1 data	I2C device memory	n.a.
0x48.0x4B	0x00.0x3F	I2C device 2 data	I2C device memory	n. a.
0x4C.0x4F	0x000x3F	I2C device 3 data	I2C device memory	n.a.

Table 11: Memory organization overview

EEPROM Access

The external EEPROM is used to store the iC-PZ device configuration non-volatile, so that the data will be remaining after power-down. The memory addressing and data transmission to exchange the device configuration with the EEPROM is fully handled by iC-PZ, when receiving the appropriate command from any serial interface. Either a single bank or the complete device configuration can be read or written. When writing a bank to the EEPROM, the CRC value is calculated automatically by iC-PZ. Refer to [COMMANDS](#page-52-2) on page [53](#page-52-2) for details.

The device configuration data is secured by an 8-bit CRC value for every bank. Each CRC value has a Hamming Distance of 3 bits. After power-on, the data is read in bank by bank. In case a CRC value is incorrect, the bank is read again up to 3 times in total. If the CRC value of a bank is correct, the data is used. Otherwise, the bank uses its default CRC values. Invalid value are marked individually for each bank in [CRC_STAT](#page-65-2) and as an error bit in [DIAG.](#page-64-0)

The EDS and user data is read and written immediately to/from the EEPROM, when accessing an address in the appropriate bank. As I2C is used for the communication between iC-PZ and EEPROM, data transmission will take a certain amount of time until completed. The corresponding address accessed in the EEPROM can be calculated according to the formula below:

$$
EEPROM_ADR = (BSEL - 0x20) * 0x40 + ADR
$$

Bank Selection

The active bank is selected via [BSEL.](#page-21-5) Registers 0x40..0x7F are not affected and can always be accessed disregarding the active bank.

BSEL(7:0)	Addr. 0x40; bit 7:0	default: 0x00
Code	Value	
	Active bank	
0x000x4F		

Table 12: Bank Selection

Register Protection Level (RPL)

The banks containing device configuration, EDS and user data, can be individually protected from write and/or read access. Therefore, a Register Protection Level (RPL) can be set to the active bank by either executing the command [RPL_SET_RO](#page-52-1) (read only) or [RPL_SET_NA](#page-52-1) (no access, neither read nor write). To become persistent, the RPL settings have to be written to the EEPROM. When writing a complete bank from the on-chip RAM to the EEPROM, the RPL is stored automatically. For any other bank located in external memory, the RPL settings are stored in bank 0xF. By writing all banks to the EEPROM, all RPL settings become persistent. To check the RPL that is set for the active bank, the command RPL GET can be executed.

Once the RPL is stored in the EEPROM, it can not be removed anymore. Nevertheless, setting the RPL from read only (RO) to no access (NA) is possible.

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 23[/85](#page-84-0)

REGISTER MAP

¹ Reserved registers must not be changed (default value in square brackets).

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 24[/85](#page-84-0)

¹ Reserved registers must not be changed (default value in square brackets).

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 25[/85](#page-84-0)

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 26[/85](#page-84-0)

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 27[/85](#page-84-0)

¹ Reserved registers must not be changed (default value in square brackets).

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 28[/85](#page-84-0)

Table 13: Register map

Please note: Register marked with '-' are not implemented. They cannot be written to and are always read as '0'.

INTERFACE PORTS CONFIGURATION

Slew Rate I/O-Pads

The output slew rates for the digital I/O pads of PORTA, PORTB, PORTC, and the Absolute Data Interface are configured via PADx CFG(1:0). Refer to ELECTRICAL CHARACTERISTICS [229](#page-9-0) and [230](#page-9-1) for details. Faster drivers support higher output frequencies but may increase interference.

Table 14: I/O Pads Configuration

Port Disabling

If ports are not used, disabling them via [PORTx_DIS](#page-28-6) is recommended to prevent noise caused by potential crosstalk.

Table 15: Port Disabling

VDDIO Monitoring

The VDDIO supply voltage can be monitored for undervoltage. Therefore, [VDDIOSEL](#page-28-7) has to be set accordingly. In table [16](#page-28-7) the nominal supply voltages for VDDIO are given. For details on the monitored undervoltage-levels, refer to section Power-On Reset & Voltage Monitoring in the ELECTRICAL CHARACTER-ISTICS.

Table 16: VDDIO Selection

LED POWER CONTROL

The embedded blue LED is controlled by an on-chip regulator. One of two control modes can be selected via LED CTRL. The signal path is shown in Figure [14.](#page-29-2)

In Square Control Mode, the amplitudes of the analog signals are kept at a constant level. The LED power control uses the signal at the input of the interpolator as process value. Signal amplitude is typically 1000 mV.

In Sum Control Mode, the DC values of the analog signals are kept constant. In that case, the LED power control uses the signals at the outputs of the photocurrent amplifiers as process value. Signal amplitudes vary depending on the contrast of the system.

The control current of the LED can be limited to a maximum level via LED CUR. This is useful to avoid peak LED currents, especially during startup.

The LED power control can be switched off via LED CONST. If so, the LED is running with a constant current. In that case the current is set according to the value for LED CUR. Signal DC levels and amplitudes depend on the contrast of the system and the distance of the chip to the code disc. As the LED current is not controlled in a closed loop, this mode is suitable for signal adjustment and alignment. By setting [LED_CUR](#page-29-3) to 0x1 (0 mA), the LED can be switched off.

Table 17: LED Control Mode

Table 18: LED Current Limit

Table 19: LED Constant Current

Figure 14: Analog signal paths and LED control in square and sum control mode

INTERPOLATOR

A digital control loop provides a filtered interpolator position. For setting up the filter, two use cases are distinguished:

Parameters [IPO_FILT1](#page-30-2) and [IPO_FILT2](#page-30-3) should be set according to the use-cases above. The default values [IPO_FILT1](#page-30-2) = 0x6E and [IPO_FILT2](#page-30-3) = 0x4 ensure stable filter operation before the first analog autocalibration after startup is executed. After the first analog autocalibration has been completed, the parameters should be changed to IPO FILT1 = 0xEA and IPO FILT2 = 0x4.

SINGLETURN POSITION EVALUATION

The absolute position information is provided by the sampled Pseudo Random Code (PRC) track. The sampled incremental track is interpolated to increase the resolution of the singleturn position. An internal counter is implemented that is incremented with each new sample of the incremental track. That counter is initialized during startup with the first sampled absolute position.

During operation, each sampled absolute position is compared to the internally counted position. In case both values do not match, the counted position is replacing the sampled position. This way the system provides a mechanism to mask single misreadings during PRC sampling.

An error is reported in [DIAG\(11\)](#page-64-0) as soon as the tolerance for mismatches of the sampled and counted posi-tion set via [RAN_TOL](#page-30-4) is exceeded. In case of an error, the counter value is either kept $(RAN$ FLD = 0) or reloaded with the sampled absolute position (RAN FLD = 1). This feature is meant to provide increased availability of a valid position information in test environments, e. g. using a dirty code disc in the lab.

Setting RAN $TOL = 0x0$ and not receiving an error in [DIAG\(11\)](#page-64-0) during operation indicates that zero misreadings have occurred.

If the internal counter is initialized with a wrong absolute position during startup (e. g. due to dirt on the PRC track of the disc), the error in [DIAG\(11\)](#page-64-0) will not be set until [RAN_TOL](#page-30-4) is exceeded.

Table 20: Filter Parameter 1

Table 21: Filter Parameter 2

Table 22: PRC Mismatching Tolerance

RAN_FLD	Addr. 0x0, 0x0F; bit 7	default: 1
Code	Description	
	Internal counter will never be reloaded after startup	
	Internal counter is reloaded in case of error DIAG(11)	

Table 23: PRC Forced Loading

Rev E1, Page 32[/85](#page-84-0)

ANALOG OUTPUT

Signal Routing

The signals routed to the analog output port can be selected via [ANA_SEL.](#page-31-3) As shown in Figure [15,](#page-31-4) three routings along the analog signal path are selectable.

ANA SEL(1:0)	Addr. 0x3, 0x01; bit 1:0 default: 00	
Code	Description	
00	Buffered signals, amplitude and driver set by ANA OS	
10	Pre Signal Conditioning signals (photocurrent amplifiers, weak output)	
11	Post Signal Conditioning signals (weak output)	

Table 24: Analog Signal Selection

By setting \overline{ANA} SEL = 00, the analog signals are adjusted and amplified before being routed to the analog output port. This setting is recommended to be used during operation. Driver strength is selected via [ANA_OS.](#page-31-5)

By setting [ANA_SEL](#page-31-3) = 10, the raw signals of the photocurrent amplifiers are routed to the analog output port. Those signals can be used for testing and alignment purposes only and may not see any load, as they do only have weak drivers.

By setting [ANA_SEL](#page-31-3) = 11, the signals being affected by the analog adjustment are routed to the analog output port. Those signals can also be used for testing and alignment purposes only and may not see any load, as they do only have weak drivers.

Output Driver

The driver strength and amplitude of the analog output port is set via [ANA_OS.](#page-31-5) The driver is only applied to the routing ANA SEL = 00.

Table 25: Analog Output Setting

Note: The amplitudes described for ANA OS are only valid for LED $CTRL = 0$ and LED $CONST = 0$. For other settings, the amplitudes are not controlled and depend on the system properties like the chosen LED power control (sum or constant LED current) or the contrast of the system.

Figure 15: Analog signal path with single-ended signals referenced to GNDA (NCOS and NSIN not shown)

ABZ GENERATOR

AB Periods

Making use of the FlexCount® feature, the resolution of the incremental (quadrature) signals can be arbitrarily adjusted. The AB periods per mechanical revolution (rotary) or per maximum scale length (linear) can be set via [ABZ_PER.](#page-32-3)

ABZ PER(7:0)	bit $7:0$ Addr. 0x4, 0x00;	default:	
ABZ PER(15:8)	bit $7:0$ Addr. 0x4, 0x01;	0x0002000	
ABZ PER(23:16)	bit $7:0$ Addr. 0x4, 0x02;		
ABZ PER(26:24)	bit 2:0 Addr. 0x4, 0x03;		
Code	AB periods		
0x0000000	227		
0x0000001			
0x0000002	2		
.			
0x0002000	8192		
0x7FFFFFFD	$2^{27} - 3$		
0x7FFFFFFE	$2^{27} - 2$		
0x7FFFFFFF	$2^{27} - 1$		
Note: The maximum value allowed for the AB periods depends on the resolution of the system: ABZ_PER < 2SYS_eff+12.			
Example: For the rotary system with \varnothing 26 mm (SYS eff = 8), the maximum value allowed is = 2^{8+12} = 2^{20} .			

Table 26: AB Periods

For rotary systems, [ABZ_PER](#page-32-3) defines the number of AB periods per mechanical revolution.

For linear systems with a native resolution of r_{nat} (line distance of the incremental track on the scale), one AB period corresponds to the length IAB of:

$$
I_{AB} = \frac{2^{SYS_eff}}{ABZ_PER} \cdot r_{nat}
$$

Example:

For iC-PZ205, $r_{nat} = 204.8 \,\mu m$ and SYS eff = 15 To set one AB period corresponding to the length I_{AB} = 1.6 μ m, ABZ PER has to be set to:

$$
ABZ_PER = \frac{r_{nat}}{l_{AB}} \cdot 2^{SYS_eff} = \frac{204.8 \mu m}{1.6 \mu m} \cdot 2^{15} = 2^{22}
$$

The speed of a linear system is limited to

$$
V_{\text{max}} = \frac{I_{AB}}{4 \cdot \text{MTD}}
$$

Example:

In the above example with $I_{AB} = 1.6 \mu m$ and the maximum $MTD = 37.5$ $MTD = 37.5$ ns, the maximum possible speed is

$$
v_{\text{max}} = \frac{1.6 \mu \text{m}}{4 \cdot 37.5 \text{ns}} = 10.7 \frac{\text{m}}{\text{s}}
$$

Independent of the above calculation, the speed must not exceed the limit given in Table [153.](#page-78-1)

AB Direction

The direction of the incremental signals can be switched via ABZ CFG(0). The signals for all possible use cases are illustrated in Figure [16.](#page-32-5)

Table 27: AB Direction

Figure 16: ABZ signals for different mechanical and electrical directions of movement (here: ABZ $ZGATE = 0x4$)

Rev E1, Page 34[/85](#page-84-0)

Z Gating

Several gating options for the index signal Z can be configured via [ABZ_ZGATE.](#page-33-3)

ABZ ZGATE(3:0)	Addr. 0x4, 0x06; bit 3:0		default: 0x0
Code	Function		
0x0	Z at $AB = 10$		
0x1	Z at $AB = 11$		90° Z gating
0x2	7 at AB = 01		options
0x3	Z at $AB = 00$		
0x4	7 at A = 1		
0x5	7 at A = 0		180 $^{\circ}$ Z gating
0x6	Z at $B = 1$		options
0x7	Z at $B = 0$		
0x8	Z at A		360° Z gating
0x9	Z at B		options (ungated)
Others	Not allowed		
Note: Z is always located at the internal zero position, AB is adapted with respect to Z.			

Table 28: Z Gating

ABZ signals for mechanical movement in positive direction (see [SIGNAL DEFINITIONS](#page-17-2) on page [18\)](#page-17-2) and ABZ $CFG(0) = 0$ (A leading B) are shown in Figure [17.](#page-33-4)

Figure 17: Gating and position of the Z signal

Z Polarity

The polarity of Z can be switched via [ABZ_CFG\(1\).](#page-32-4)

Hysteresis

As illustrated in Figure [18,](#page-33-5) the configurable hysteresis ABZ HYS corresponds to a slip existing between the two rotating directions. In this way multiple switching of the ABZ signals at the reversing point of a changing direction of movement can be prevented.

ABZ HYS(7:0)	Addr. 0x4, 0x04; bit 7:0 default: 0x20		
Code	ABZ hysteresis	Value	
unsigned	2 ABZ HYS LSB	$2 \cdot ABZ_HYS$ 360° e 214	
0x00	0 LSB	$0.000^\circ e$	
0x01	2 LSB	$0.044^{\circ}e$	
0x20	64 LSB	$1.406^{\circ}e$	
0xFE	508 LSB	11.162 $^{\circ}$ e	
0xFF	510 LSB	11.206°e	
Note: In FlexCode [®] -systems, "Value" changes as described in FLEXCODE [®] on page 69.			

Table 30: ABZ Hysteresis

Figure 18: AB signals with 2 LSB hysteresis. Signals for max. AB resolution (top, 2¹² AB-Periods per sine-period) and for half of the max. resolution (bottom, 2¹¹ AB-Periods per sine-period)

Rev E1, Page 35[/85](#page-84-0)

Minimum Transition Distance

The Minimum Transition Distance (MTD) sets the minimum time between two successive edges of the A and B signals. Setting [ABZ_MTD](#page-34-1) is useful to avoid errors in the motor controller. Some controllers need a Minimum Transition Distance, and at speeds close to the maximum controllable speed AB-jitter may cause some faster edges.

ABZ MTD $(3:0)$	Addr. 0x4, 0x05; bit 3:0		default: 0
Code	ABZ minimum transition distance		
0x0	37.5 ns		
0x1	50.0 ns		
0x2	62.5 ns		
0x3	75.0 ns		
0x4	87.5 ns		
0x5	100.0 ns		
0x6	112.5 ns		
0x7	125.0 ns		
0x8	250.0 ns		
0x9	500.0 ns		
0xA	750.0 ns		
0xB	$1.0 \,\mu s$		
0xC	$2.5 \,\mu s$		
0xD	$5.0 \,\mu s$		
0xE	$7.5 \,\mu s$		
0xF	$10.0 \,\mu s$		
Note: The given times are typical values, i.e., they hold for $fosc = 80 MHz$.			

Table 31: ABZ Minimum Transition Distance

If the movement of the motor causes faster AB signals than the MTD (fine-dashed signals in Figure [19\)](#page-34-2), the AB-edges will be output **incorrectly** with the fixed MTD between two successive edges. However, if AB-signals are continuously output with MTD, the internal AB-position increasingly differs from the actual absolute position. If the difference is too large, AB-calculation will no longer work correctly, and incorrect AB-signals will be output, e.g. with incorrect direction.

Figure 19: Minimum Transition Distance (MTD)

➀ equal to MTD

- ➁ faster than MTD
- ➂ slower than MTD

Rev E1, Page 36[/85](#page-84-0)

ABZ Offset

An individual offset can be applied to the ABZ signals via [ABZ_OFF.](#page-35-2) The offset is added before the ABZ signals are transferred, as shown in Figure [21.](#page-35-3)

ABZ Preset

To automatically calculate the offset that is related to a certain position, a preset can be applied. First, the desired preset has to be set via [ABZ_PRE.](#page-35-4) Then, by executing the command [ABZ_PRESET,](#page-52-1) the offset is calculated so that the current position is set according to [ABZ_PRE.](#page-35-4) Refer to [COMMANDS](#page-52-2) on page [53](#page-52-2) for details.

For linear systems, [ABZ_OFF](#page-35-2) is calculated similarly, 360°m has to be replaced with the max. length of the scale. For iC-PZ205, e.g., the max. scale length is 204.8 µm \cdot 2 15 \approx 6.71 m.

Table 33: ABZ Preset

Figure 20: ABZ offset for a system with 9 periods

Figure 21: Programming of position offsets

Rev E1, Page 37[/85](#page-84-0)

Startup

The startup behavior of the ABZ generator is configured via [ABZ_CFG\(2\).](#page-36-0)

Table 34: ABZ Startup Behavior

Startup behavior of the ABZ generator for both settings of [ABZ_CFG\(2\)](#page-36-0) is illustrated in Figure [22](#page-36-1) and Figure [23.](#page-36-2) For better orientation, different phases of the system startup are distinguished:

Figure 22: ABZ startup with ABZ_CFG(2) = 0

For $ABZ_CFG(2) = 0$ $ABZ_CFG(2) = 0$ the fastest MTD of 37.5 ns is used internally to minimize the duration of the startup phase. Once the position is found, ABZ is then immediately output with the programmed MTD. At this point the invalid AB-transition 11 \rightarrow 00 is possible. As

illustrated in Figure [22,](#page-36-1) users can evaluate status bit [DIAG\(6\)](#page-64-0) = not(ABZ_RDY) (e. g. via GPIO). Once this bit becomes 1, the ABZ startup is finished and valid signals are output henceforth.

Figure 23: ABZ startup with ABZ_CFG(2) = 1

For $ABZ_CFG(2) = 1$ $ABZ_CFG(2) = 1$ it is possible that ABZ changes during EEPROM readout, as the levels of ABZ at the 0 position depend on the configuration. As illustrated in Figure [23,](#page-36-2) users can evaluate status bit

 $DIAG(24) = not(RDY)$ $DIAG(24) = not(RDY)$ (e.g. via GPIO). Once this bit becomes 1, a valid position $(ST + MT)$ is available via the serial interfaces and ABZ is enabled (begins to count to the position) at least 50 µs later.

UVW GENERATOR

Pole Pairs, Direction and Polarity

The UVW generator of iC-PZ provides motor commutation signals for up to 32 pole pairs.

Table 35: UVW Pole Pairs per Mechanical Revolution

For rotary systems, [UVW_PP](#page-37-0) defines the number of UVW pole pairs per mechanical revolution.

For linear systems with a native resolution of r_{nat} (line distance of the incremental track on the scale), one UVW period corresponds to the length I_{UVW} of:

Example:

For iC-PZ205, r_{nat} = 204.8 μ m and [SYS_eff](#page-66-0) = 15. For UVW $PP = 0x8$, the length of one UVW period is:

$$
I_{UVW} = \frac{2^{15}}{8} \cdot 204.8 \mu \text{m} \approx 0.84 \text{ m}
$$

Via [UVW_CFG\(0\)](#page-37-1) the direction and via [UVW_CFG\(1\)](#page-37-2) the polarity of the UVW signals can be adjusted, as shown in Figure [24.](#page-37-3)

Table 36: UVW Direction

Table 37: UVW Polarity

Figure 24: UVW pole pairs, direction and polarity for pos. mech. movement

 $I_{\text{UVW}} = \frac{2^{\text{SYS_eff}}}{\text{UVW_PP}} \cdot r_{\text{nat}}$

Rev E1, Page 39[/85](#page-84-0)

UVW Offset

The offset [UVW_OFF](#page-38-0) is added to the internal position before being used by the UVW generator (Figure [26\)](#page-38-1). Figure [25](#page-38-2) illustrates the effect of [UVW_OFF.](#page-38-0)

For linear systems, [UVW_OFF](#page-38-0) is calculated similarly, 360°m has to be replaced with the max. length of the scale. For iC-PZ205, e.g., the max. scale length is 204.8µm \cdot 2 15 \approx 6.71 m

UVW Preset

To automatically calculate the offset that is related to a certain position, a preset can be applied. First, the desired preset has to be set via [UVW_PRE.](#page-38-3) Then, by executing the command [UVW_PRESET,](#page-52-0) the offset is calculated so that the current position is set according to [UVW_PRE.](#page-38-3) Refer to [COMMANDS](#page-52-1) on page [53](#page-52-1) for details.

Table 39: UVW Preset

Figure 25: UVW offset for a system with 3 pole pairs

Figure 26: Programming of position offsets

Rev E1, Page 40[/85](#page-84-0)

Startup

During startup, the UVW generator outputs constant signal levels, i.e., UVW = 000, until valid signals can be output.

Figure [27](#page-39-0) shows the UVW startup behavior in the context of the overall system startup, where different phases can be distinguished:

- **RESET** iC-PZ is in the reset state, either due to power-down, external pin NRES or command [REBOOT.](#page-52-0)
- **READ CFG** The configuration is read from an external EEPROM.

As illustrated in Figure [27,](#page-39-0) users can evaluate status bit [DIAG\(7\)](#page-64-0) = not(UVW_RDY) (via GPIO). Once this bit becomes 1, the UVW startup is finished and valid signals are output henceforth.

Figure 27: UVW startup

Rev E1, Page 41[/85](#page-84-0)

POSITION SETTINGS

Position Data Length

The number of bits used for the singleturn (ST) and multiturn (MT) position data can be set via [ST_PDL](#page-40-0) and [MT_PDL.](#page-40-1) Those settings affect the position data sent by any serial interface (BiSS, SSI and SPI). However, the position data format can be adjusted individually for any of those interfaces. Refer to [BiSS SLAVE,](#page-42-0) [SSI](#page-45-0) [SLAVE](#page-45-0) and [SPI SLAVE](#page-47-0) for details.

Table 40: Singleturn Position Data Length

Table 41: Multiturn Position Data Length

Note: Further hints on properly setting [MT_PDL](#page-40-1) when using external MT slaves are given on page [55.](#page-54-0)

Position Offset

An individual offset can be applied to the ST and MT position via [ST_OFF](#page-40-2) and [MT_OFF.](#page-40-3) The offset is added before the position data is transferred by one of the serial interfaces as shown in Figure [28.](#page-41-0)

Table 42: Singleturn Position Offset

MT OFF(7:0)	Addr. 0xC,0x00; bit 7:0	default:
MT OFF(15:8)	Addr. 0xC,0x01; bit 7:0	0x00000000
MT OFF(23:16)	Addr. 0xC.0x02: bit 7:0	
MT OFF(31:24)	Addr. 0xC,0x03; bit 7:0	
Code	Singleturn position offset	
0x00000000	0	
0x00000001	1	
0x00000002	2	
0xFFFFFFFFD	$2^{32} - 3$	
0xFFFFFFFFF	$2^{32} - 2$	
0xFFFFFFFFF	2^{32}	

Table 43: Multiturn Position Offset

Position Preset

To automatically calculate the offset that is related to a certain position, a preset position can be applied. First, the desired preset position has to be set via [ST_PRE](#page-40-4) and [MT_PRE.](#page-40-5) Then, by executing either the command [MT_PRESET](#page-52-0) or [MTST_PRESET,](#page-52-0) the position offsets are calculated so that the current position is set according to [ST_PRE](#page-40-4) and [MT_PRE.](#page-40-5) Refer to [COMMANDS](#page-52-1) on page [53](#page-52-1) for details.

ST PRE(7:0)	Addr. 0x50; bit 7:0		default:		
ST PRE(15:8)	Addr. 0x51; bit 7:0		0x00000000		
ST PRE(23:16)	Addr. 0x52: bit 7:0				
ST PRE(31:24)	Addr. 0x53; bit 7:0				
Code	Singleturn position preset				

Table 44: Singleturn Position Preset

Table 45: Multiturn Position Preset

iC-PZ Series

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 42[/85](#page-84-0)

Figure 28: Programming of position offsets

Rev E1, Page 43[/85](#page-84-0)

BiSS SLAVE

The implemented BiSS slave interface can be selected via port configuration pins as described in [INTERFACE](#page-19-0) [PORTS](#page-19-0) on page [20.](#page-19-0) As BiSS and SSI share its physical ports, the interface of choice has to be enabled addi-tionally via [SSI_EN.](#page-42-1) A BiSS transmission is illustrated in Figure [29.](#page-42-2) Data is sampled on the first rising edge of MA and transferred with MSB first.

Table 46: SSI Enable

Note: For in-depth information about BiSS visit [www.biss-interface.com.](http://www.biss-interface.com)

Figure 29: BiSS transmission sequence

	BISS Slave Performance							
Parameter	Symbol	Description						
Clock Rate	1/t _c	Refer to Item No. Z01 on page 12						
Process _T	t _{busy}	Refer to Item No. 1105 on page 14						
Timeout	t_{out}	Refer to Item No. Z06, Z07 on page 12						
SCD Channel 1: Position Data								
Bits/cycle	ID	Description						
0.32	MT	Multiturn position - MT_OFF (right-aligned)						
0.32	ST	Singleturn position - ST OFF (left-aligned)						
1	nE ¹	Error bit ERR						
1	$nW^{\overline{1}}$	Warning bit WARN						
(6)	LC	Sign-of-Life Counter						
6(16)	CRC ²	Polynomial 0x43 (0x190D9), adjustable start value.						
	CD Channel: Control Data							
Bits/cycle	ID	Description						
1	$nCDM1$, CDS	Support of bidirectional register access						
	Slave IDs	1						
	Commands	Support of selected BiSS Commands according to Table 57.						
Notes	$\mathbf{1}$ Low active.	² Bit inverted transmission.						

Table 47: BiSS slave performance

Single Cycle Data

The Single Cycle Data (SCD) is transmitted in the format highlighted blue in Figure [29.](#page-42-2) According to Table [47,](#page-42-3) the format includes the multiturn position followed by the singleturn position, one low-active error bit, one low-active warning bit, an optional 6-bit sign-of-life counter (LC) and a 6-bit or 16-bit CRC value. The position data is affected by the offsets [MT_OFF](#page-40-3) and [ST_OFF.](#page-40-2)

The data length of the ST and MT values can be indi-vidually set in bits via [BISS_ST_DL](#page-42-4) and [BISS_MT_DL.](#page-42-5) Bit count not filling up full bytes is supported. If the values set for [BISS_ST_DL](#page-42-4) and [BISS_MT_DL](#page-42-5) exceed the resolution provided by the system, the surplus bits are padded with zeros.

BISS ST DL(5:0)		Addr. 0x6, 0x08; bit 5:0	default: 0x18
Code	Value		
0.32		Number of singleturn bits that are transmitted. Padded right with zeros if more than available. 0 is only allowed for BISS_MT_DL#0.	

Table 48: BiSS Singleturn Data Length

Table 49: BiSS Multiturn Data length

Rev E1, Page 44[/85](#page-84-0)

The total data length (ST, MT, nERR, nWARN, LC) is limited to 57 bits for the 6-bit CRC polynomial and 64 bits for the 16-bit CRC polynomial excluding the bits needed for the CRC value. Refer to BISS CRC16 for details.

Note: Common used profiles, like the BiSS Encoder Profile BP1 and BP3, do have certain restrictions regarding data length to be taken into account.

The sources triggering the active-low error bit nERR and the active-low warning bit nWARN can be selected individually. The diagnosis information logged in [DIAG](#page-64-0) are only transferred via BiSS, if the according bit in the masks [BISS_WM](#page-43-1) and [BISS_EM](#page-43-2) is set to 1. Otherwise an error or warning will not be forwarded for corresponding events masked with 0. Refer to [DIAGNOSIS](#page-63-0) on page [64](#page-63-0) for further information.

Table 50: BiSS Error Bit Mask

Table 51: BiSS Warning Bit Mask

Sign-of-Life Counter

The transmission of a 6-bit sign-of-life counter (LC) can be enabled via [BISS_ENSOL.](#page-43-3) The LC is initialized with 0, but counts from 1 to 63 skipping the 0 when wrapping. The counter is incremented with each BiSS frame.

Table 52: BiSS Enable Sign-of-life Counter

Cyclic Redundancy Check

The Cyclic Redundancy Check (CRC) value is transmitted in its inverted state at the end of each BiSS frame. The CRC start value is defined by BISS CRCS. Via BISS CRC16 the usage of either a 6-bit or a 16-bit CRC polynomial is selected.

Table 53: BiSS CRC Start Value

Fixed & Adaptive Timeout

Either a fixed or an adaptive timeout for BiSS communication can be selected via BISS NTOA. The adaptive BiSS timeout is recommended for fastest communication speed.

BISS NTOA	Addr. $0x6$, $0x0A$; bit 2	default: 0				
Code	Value					
	Adaptive BiSS timeout used					
	Fixed BiSS timeout used					

Table 55: BiSS Not Timeout Adaptive

The adaptive BiSS timeout is set according to the period of the BiSS MA clock T_{MA} and the internal sampling frequency $1/T_{SAMPLE}$ (see Elec. Char. item no. [Z06\)](#page-11-1). First, one and a half periods of the MA clock from first falling to second rising edge within each BiSS frame are measured during operation. Then, the timeout is calculated according to the equation below:

$$
T_{\text{SAMPLE}} = \frac{16}{3 * \text{fosc}}
$$

Where fosc is the system clock frequency (see Elec. Char. item no. [O01](#page-10-0) and [Z06\)](#page-11-1).

Timeout	Min.	Max.
	$1.5 * T_{\rm BISS}$	$1.5 * T_{\rm BISS} + 3.0 * T_{\rm SAMPLE}$

Table 56: Adaptive Timeout Calculations

Note: More information on the adaptive timeout can be found in BiSS application note AN23 at [www.biss-interface.com.](http://www.biss-interface.com)

iC-PZ Series

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 45[/85](#page-84-0)

BiSS protocol commands

The following BiSS interface protocol commands are implemented.

Table 57: BiSS Protocol Commands

!

Rev E1, Page 46[/85](#page-84-0)

SSI SLAVE

The implemented SSI slave interface can be selected via port configuration pins as described in [INTERFACE](#page-19-0) [PORTS](#page-19-0) on page [20.](#page-19-0) As BiSS and SSI share its physical ports, the interface of choice has to be additionally enabled via [SSI_EN.](#page-42-1) Refer to chapter [BiSS SLAVE](#page-42-0) on page [43.](#page-42-0)

Two data formats are supported, of which one has to be selected via SSI EXT. Regardless of the format, position data is latched on the first falling edge of MA and transferred with MSB first. The position data coding can be switched between Natural Binary Code and Gray Code via [SSI_GRAY.](#page-45-2) A fixed or adaptive timeout can be set via [BISS_NTOA.](#page-43-5) However, the use of an adaptive timeout is not recommended for SSI.

Table 59: Activate SSI Gray Coding

According to Table [60,](#page-45-3) the standard SSI protocol format includes the multiturn (MT) and singleturn (ST) position. The ST data length has to be set to exactly 13 bit via BISS ST_DL. The MT data length has to be set to either 0 or 12 bit via BISS MT DL. A transmission using the standard SSI protocol is shown in Figure [30.](#page-45-4)

Table 60: Standard SSI Protocol Frame

Figure 30: Standard SSI protocol

Rev E1, Page 47[/85](#page-84-0)

According to Table [61,](#page-46-0) the extended SSI protocol format includes the multiturn position followed by the singleturn position, one low-active error bit, one low-active warning bit, an optional 6-bit sign-of-life counter (LC) and a 6-bit or 16-bit CRC value. The format can be adjusted according to section Single Cycle Data in [BiSS](#page-42-0) [SLAVE](#page-42-0) on page [43.](#page-42-0)

Table 61: Extended SSI Protocol Frame

Short SSI-frames with less than 6 MA pulses cause just the one directly following SSI-frame to contain not refreshed but outdated data. Such short SSI-frames should be avoided.

SPI SLAVE

The implemented SPI slave can be selected via port configuration pins as described in [INTERFACE PORTS](#page-19-0) on page [20.](#page-19-0) SPI modes 0 and 3 are supported. Idle state of SCLK can be either low or high. Data is sampled on the rising edge of SCLK. Communication is initiated with a falling edge on NCS. While NCS is low, iC-PZ is set active. Each SPI transaction starts with one of the opcodes listed in Table [62.](#page-47-1) Data is sent byte by byte with MSB first. An SPI transmission including SCLK lines for modes 0 and 3 is illustrated in Figure [32.](#page-47-2)

Table 62: SPI Operation Codes

Figure 32: SPI transmission mode 0 and 3

Note: The output line MISO should have an external pull-up or pull-down resistor. Otherwise, this line will float when tristate (NCS high) and may produce crosscurrent in the following input stage.

Read Registers

Opcode [Read Registers](#page-47-3) (0x81) is used to read data from any number of consecutive registers in the on-chip RAM. As shown in Figure [33,](#page-47-5) the data stream to be sent on MOSI consists of the opcode 0x81, followed by the address of the first register to be read and a delay byte 0x00. Those first three bytes are also transmitted by iC-PZ on MISO, before sending the requested data (DATA1) from the register at address (ADR). As long as clock is sent and the slave stays active, data (DATA2) from the next register at the incremented address (ADR + 1) is transmitted. This procedure may be continued for any number of consecutive registers.

Figure 33: Read Registers

Write Registers

Opcode [Write Registers](#page-47-4) (0xCF) is used to write data to any number of consecutive registers in the on-chip RAM. As shown in Figure [34,](#page-47-6) the data stream to be sent on MOSI consists of the opcode 0xCF, followed by the address of the first register to be written and the data. With each data byte the address of the register to be written is incremented by one (ADR + 1). If successfully received, the same data stream is transmitted on MISO by iC-PZ.

Figure 34: Write Registers

Rev E1, Page 49[/85](#page-84-0)

Read Position

Opcode [Read Position](#page-48-0) (0xA6) is used to read the absolute position data from iC-PZ. As shown in Figure [35,](#page-48-1) the position data is latched on the first rising edge of SCLK (REQ).

Figure 35: Read Position

As shown in Table [63,](#page-48-2) the position data format consists of the multiturn position followed by the singleturn position, an error bit, a warning bit, an optional sign-of-life counter (LC) and a CRC value. Singleturn and multiturn position data length can be adjusted individually. The position data includes the offset adjusted via [MT_OFF](#page-40-3) and [ST_OFF.](#page-40-2)

	Position Data Format				
Byte	Description				
Length					
for SPI $EXT = 0$					
0 - 4	Multiturn Position - MT OFF				
$0 - 4$	Singleturn Position - ST OFF				
	nERR, nWARN, 6-bit CRC				
for SPI EXT = 1					
$0 - 4$	Multiturn Position - MT OFF				
$0 - 4$	Singleturn Position - ST OFF				
	nERR, nWARN, 6-bit LC				
2	16-bit CRC				

Table 63: SPI Position Data Format

The position information is transmitted in one of two data formats selected via [SPI_EXT](#page-48-3) as shown in Ta-ble [64.](#page-48-3) The first format $(SPI_EXT = 0)$ includes one low-active error bit, one low-active warning bit and a 6-bit CRC. The second format [\(SPI_EXT](#page-48-3) = 1) includes one low-active error bit, one low-active warning bit, a 6-bit sign-of-life counter (LC) and a 16-bit CRC. The LC is initialized with 0, but counts from 1 to 63 skipping the 0 when wrapping. The total data length (ST, MT, nERR, nWARN, LC) is limited to 57 bits $(SPI_EXT = 0)$ or 64 bits $(SPI_EXT = 1)$ without the bits needed for the CRC value.

The CRC value is transmitted in its inverted state at the end of each SPI frame. The CRC start value is defined by [SPI_CRCS.](#page-48-4)

Table 65: SPI CRC Start Value

The data length of the ST and MT value can be individ-ually set in bits via [SPI_ST_DL](#page-48-5) and [SPI_MT_DL.](#page-49-2) Bit count not filling up full bytes is supported. Breaking up the position data at any bit during transmission is possible, if further parts of the data stream (nERR/nWARN, LC or CRC) are not needed. If the values set for [SPI_ST_DL](#page-48-5) and [SPI_MT_DL](#page-49-2) do not match the resolution provided by the system, the surplus bits are padded with zeros. In conjunction with some systems (e. g. microcontrollers) using full bytes for the position data is advisable, as it may help making data handling easier.

Table 66: SPI Singleturn Data Length

Rev E1, Page 50[/85](#page-84-0)

Table 67: SPI Multiturn Data Length

The sources triggering the active-low error bit nERR and the active-low warning bit nWARN can be selected individually. The diagnosis information logged in [DIAG](#page-64-0) is only transferred via SPI, if the according bit in the masks [SPI_WM](#page-49-3) and [SPI_EM](#page-49-4) is set to 1. Otherwise an error or warning will not be forwarded for corresponding events masked with 0. Refer to [DIAGNOSIS](#page-63-0) on page [64](#page-63-0) for further information.

SPI EM(7:0)		Addr. 0x7, 0x00; bit 7:0		default:		
SPI EM(15:8)		Addr. 0x7, 0x01; bit 7:0		0x11000F13		
SPI EM(23:16)		Addr. 0x7, 0x02; bit 7:0				
SPI_EM(31:24)		Addr. 0x7, 0x03; bit 7:0				
Bit	Description					
31:0	Activate error for corresponding DIAG-bit					

Table 68: SPI Error Bit Mask

Table 69: SPI Warning Bit Mask

One of the commands specified in [COMMANDS](#page-52-1) on page [53](#page-52-1) can be executed via opcode [Write Command](#page-49-0) (0xD9). The command is automatically written to the [CMD](#page-52-0) register at address 0x77 before execution. As shown in Figure [36,](#page-49-5) the data stream to be sent on MOSI consists of the opcode 0xD9 followed by the command to be executed. Those two bytes are also transmitted by iC-PZ on MISO.

Figure 36: Write Command

Commands do require processing time until completed. Successful completion can be detected by polling the [CMD](#page-52-0) register. Refer to [COMMANDS](#page-52-1) on page [53](#page-52-1) for details.

Read Diagnosis

Opcode [Read Diagnosis](#page-49-1) (0x9C) is used to read the registers at address 0x6C to 0x73 containing error ERR and warning WARN information. As shown in Figure [37,](#page-49-6) only the opcode 0x9C has to be sent on MOSI. The opcode, followed by a delay byte 0x00 and 4 bytes each for ERR and WARN are transmitted by iC-PZ on MISO. Refer to [DIAGNOSIS](#page-63-0) on page [64](#page-63-0) for further information.

Figure 37: Read Diagnosis

Request Data From I2C Slave

Data from external devices connected to the I2C master of iC-PZ (e. g. EEPROM) can be requested via opcode [Request Data From I2C Slave](#page-50-0) (0x97). As shown in Figure [38,](#page-50-3) the opcode followed by the register address of the I2C slave has to be sent on MOSI. The same content is transmitted by iC-PZ on MISO. After the opcode has been received, the initiated I2C communication will take additional time until completed. Opcode [Get Transaction Info](#page-50-2) is used to poll for the current I2C communication status and new data.

Figure 38: Request Data From I2C Slave

Transmit Data To I2C Slave

Data to external devices connected to the I2C master of iC-PZ (e. g. EEPROM) can be transmitted via opcode [Transmit Data To I2C Slave](#page-50-1) (0xD2). As shown in Figure [39,](#page-50-4) the opcode followed by the register address of the I2C slave and the data byte to be transmitted has to be sent on MOSI. The same content is transmitted by iC-PZ on MISO. After the opcode has been received, the initiated I2C communication will take additional time until completed. Opcode [Get Transaction Info](#page-50-2) is used to poll for the current I2C communication status.

Figure 39: Transmit Data To I2C Slave

Note: For details about the address space of external I2C devices refer to [MEMORY ORGANIZATION](#page-21-0) on page [22.](#page-21-0)

Note: For details on how to configure the I2C master refer to [I2C MASTER](#page-59-0) on page [60.](#page-59-0)

Get Transaction Info

Via opcode [Get Transaction Info](#page-50-2) (0xAD) the status of the last initiated SPI transaction is returned. Opcodes [Read Position](#page-48-0) (0xA6) and [Get Transaction Info](#page-50-2) (0xAD) itself are not updating the status byte. As shown in Figure [40,](#page-50-5) only the opcode has to be sent on MOSI. The opcode followed by the status byte defined in Table [70](#page-50-6) is transmitted by iC-PZ on MISO. The data byte is only defined, if opcode [Request Data From I2C Slave](#page-50-0) has been sent before.

Figure 40: Get Transaction Info

SPI STATUS				
Bit	Description			
7	Invalid Opcode			
6:4				
3	Illegal Address			
2	Data Request Failed			
1	Slave Busy			
0	Data Valid			

Table 70: SPI Status Byte

Rev E1, Page 52[/85](#page-84-0)

Multi-Slave Configurations with iC-PZ

A common SPI bus configuration for two iC-PZ is illustrated in Figure [41.](#page-51-1) Each slave is selected individually by the SPI master via a dedicated NCS line. Only one slave may communicate at the same time.

Figure 41: SPI bus configuration

Another possibility to connect multiple iC-PZ is by setting up an SPI daisy chain as shown in Figure [42.](#page-51-2) The MISO of each iC-PZ is connected to the MOSI of the next device. As only a single NCS line is used, individual slaves are selected via opcode [Activate Slave in](#page-51-0) [Chain.](#page-51-0)

Figure 42: SPI daisy chain configuration

Note: Reading the current state of RACTIVE and PACTIVE is not possible.

Activate Slave In Chain

Each iC-PZ provides two separate channels for register and position data transfer that can be switched on and off individually. Register communication with iC-PZ is only possible if RACTIVE = 1. Otherwise register communication attempts are ignored. Position data can only be acquired from iC-PZ if PACTIVE = 1. Otherwise opcode [Read Position](#page-48-0) (0xA6) is ignored.

Figure 43: Activate Slave In Chain

By sending opcode [Activate Slave in Chain](#page-51-0) (0xB0) each iC-PZ acts as a 2-bit shift register containing one RAC-TIVE and one PACTIVE configuration bit. RACTIVE and PACTIVE bits are initialized as '0', turning both data channels off. The SPI Status Byte is reset. Following the opcode, the desired RACTIVE/PACTIVE channel configuration is transmitted. Data bytes corresponding to all possible configurations are shown in Table [73.](#page-51-3) Slave number 0 is considered to be the last slave in chain directly connected to MISO of the SPI master.

RACTIVE		default: 1
Code	Description	
	Register communication deactivated	
	Register communication activated	

Table 71: RACTIVE (RA)

Table 72: PACTIVE (PA)

Slaves	RA/PA configuration byte 0										RA/PA configuration byte 1					
2	0	0			RA0	PA0	RA1	PA ₁	Not used							
3	0	0	RA ₀	РA	RA1	PA ₁	RA ₂	PA ₂	Not used							
4	RA ₀	PA ₀	RA1	PA ₁	RA ₂	PA2	RA3	PA3	Not used							
5	0			0	0	0	RA0	PA ₀	RA ₁	PA1	RA2	PA2	RA3	PA3	RA4	PA4
6	0	0		0	RA ₀	PA0	RA ₁	PA ₁	RA ₂	PA2	RA3	PA3	RA4	PA4	RA ₅	PA ₅
	0	0	RA0	PA ₀	RA ₁	PA ₁	RA ₂	PA ₂	RA3	PA3	RA4	PA4	RA ₅	PA ₅	RA ₆	PA ₆
8	RA ₀	PA ₀	RA ₁	PA ₁	RA ₂	PA2	RA3	PA ₃	RA4	PA4	RA5	PA ₅	RA6	PA6	RA7	PA7

Table 73: RA/PA channel configuration bits for 2-8 slaves

Rev E1, Page 53[/85](#page-84-0)

COMMANDS

Table 74: Commands

Rev E1, Page 54[/85](#page-84-0)

The [CMD](#page-52-0) register is used to execute defined commands received via serial interface. As long as a command is queued or executed, [CMD](#page-52-0) keeps the received command. Once the command has been completed successfully, [CMD](#page-52-0) is set to 0x00. If an error occurs during command execution, [CMD](#page-52-0) is set to 0xFF.

A separate [CMD](#page-52-0) register is provided for each serial interface individually at address 0x77. It is forbidden to send a new command via the same interface while another command is still in queue or executed. Therefor, polling [CMD](#page-52-0) after a command has been sent is essential. However, sending a single command via multiple interfaces is possible. If more than one command is received across different interfaces, execution is applied via first come first served scheduling so that delays may have to be taken into account.

For some commands useful information after execution, or in case an error occurred, are written to register [CMD_STAT.](#page-53-0) A separate [CMD_STAT](#page-53-0) register is provided for each serial interface individually at address 0x76.

Table 75: Command Status

Table 76: Command Status error-code

ABSOLUTE DATA INTERFACE (ADI)

Key features:

- Absolute data interface (ADI) master
- Read revolution counter (RC), i.e., multiturn (MT) position data, from external slave(s)
- SSI protocol with synchronization (SB), error (EB) and warning bits (WB)
- Slave position data (RC + SB) as one word (synced) or parts of words (unsynced)
- Access of raw slave position data

Figure 44: SSI protocol timing

Interface Enable

An internal revolution counter (RC) with a configurable absolute data interface (ADI) master is implemented to (periodically) read multiturn (MT) position data from an external sensor (slave) via the synchronous serial interface (SSI) protocol. Here, pin ACL is the clock output and pin ADA is the data input, respectively. The number of clock pulses depends on the configuration of the ADI master. The interface is enabled via bit [ADI_CFG\(7\).](#page-54-1) If this bit is 0, only the internal revolution counter (RC) is active.

Table 78: ADI Enable

When the ADI master is enabled, the received position data is synchronized to the singleturn position to compensate for mechanical misalignment and SSI communication delays. The synchronized data is then compared to the internal revolution counter, which has been initialized during startup. In case of a position mismatch an error, [DIAG\(21\),](#page-64-0) is reported and stored in the status register.

Single- and Multi-Slave Operation

Besides the classical single-slave operation, the ADI master also supports multi-slave operation, which is used to read in the raw (unsynchronized) position of multiple slave devices of a gear system and perform the synchronization among the slaves with the programmed synchronization bit length inside iC-PZ. Single- or multi- -slave operation is configured via parameter [ADI_MSO.](#page-54-2) In case a gear system with multiple slaves already provides a position that is synchronized among the slaves and only needs to be synchronized to the singleturn, [ADI_MSO](#page-54-2) = 000 has to be used. That is because from the master's point of view, this system behaves like a single-slave system.

ADI MSO(2:0)	default: 000 Addr. 0x0, 0x0B; bit 7:5					
Code	Number of ADI slaves					
000	1 (Single-slave operation)					
001	2					
	\cdots					
110						
111	8					

Table 79: Multi-Slave Operation

The revolution counter (multiturn position) bit length per slave is implicitly configured via parameter [MT_PDL,](#page-40-1) see Table [41.](#page-40-1) Here, [MT_PDL](#page-40-1) always defines the total revolution counter bit length of the system. Hence, for single-slave operation $(ADI$ $MSO = 000)$ the revolution

counter bit length per slave exactly corresponds to the value of [MT_PDL.](#page-40-1) For multi-slave operation [\(ADI_MSO](#page-54-2) \neq 000) however, the value of [MT_PDL](#page-40-1) corresponds to the revolution counter bit length per slave multiplied by the number of slaves. In other words, valid values for [MT_PDL](#page-40-1) depend on [ADI_MSO.](#page-54-2) The maximum revolution counter bit length per slave is limited to 5. The allowed configurations for all supported systems are given in the Table below. Multi-slave operation is visualized at the end of this chapter in Figure [46](#page-57-0) and Figure [47.](#page-58-0)

ADI MSO	Slaves	Valid MT PDL	bit Resulting RC. length per slave
000	1	1.32	1.32
001	2	2, 4, 6, 8, 10	1, 2, 3, 4, 5
010	3	3, 6, 9, 12, 15	1, 2, 3, 4, 5
011	4	4, 8, 12, 16, 20	1, 2, 3, 4, 5
100	5	5, 10, 15, 20, 25	1, 2, 3, 4, 5
101	6	6, 12, 18, 24, 30	1, 2, 3, 4, 5
110	7	7, 14, 21, 28	1, 2, 3, 4
111	8	8, 16, 24, 32	1, 2, 3, 4

Table 80: Revolution counter bit length per slave

Synchronization

The ADI master implements a ± 1 position data synchronization of two devices, i.e., the position of the so-called "sync-slave" is synchronized to the position of the so-called "sync-master". In a single-slave system there are only two devices: The singleturn device acts as the sync-master, while the multiturn device is the sync-slave. In a multi-slave (gear) system adjacent ADI slaves have to be synchronized as well: Here, the faster turning device acts as the sync-master, while the slower turning device is the sync-slave. The tolerable phase shift values in the following tables refer to a mechanical revolution of the sync-master device. Due to the ± 1 synchronization principle, the optimal mounting phase shift between sync-master and sync-slave corresponds to 0 °m (center of the tolerable phase shift).

The synchronization bit length per slave is configured via parameter [ADI_SBL.](#page-55-0) For the synchronization to the singleturn parameter [ADI_OS](#page-55-1) can be used to compensate for a non-ideal mounting phase shift by shifting the received slave position according to [ADI_OS](#page-55-1) inside the master device. If the mounting phase shift is unknown, one can determine it by reading parameter ADI SB and comparing it to 4 MSBs of the singleturn position.

	default: 001 ADI SBL(2:0) Addr. 0x0, 0x0A; bit $2:0$			
Code	Synchronization bit length per slave	Tolerable phase shift		
Single-slave operation (ADI_MSO = 000) only.				
000	0	Sync. disabled		
	Single- and multi-slave operation			
001	1	$+90^{\circ}$ m		
010	2	$+$ 135 °m		
011	3	$+$ 157.5 $^{\circ}$ m		
100	4	$+$ 168.75 $^{\circ}$ m		
others	invalid			
Note	Disabling the synchronization also disables the internal revolution counter, meaning the raw data received from the ADI slave can be accessed. This is only recommended for test or adjustment purposes. Increasing the revolution counter bit length in the ADI master by the number of synchronization bits of the slave grants access to the full, non-synchronized position data of the slave $(RC + SB)$.			

Table 81: Synchronization Bit Length per Slave

ADI OS(4:0)	Addr. 0x0, 0x0A; bit 7:3 default: 00000
Code	Synchronization offset
00000	0° m
00001	11.25 $^{\circ}$ m
01110	157.5° m
01111	$168.75\degree$ m
10000	$-180\degree$ m
10001	-168.75 °m
11110	-22.5 °m
11111	-11.25 °m
Note	The synchronization offset is only applied to the synchronization of revolution counter to singleturn and not for the synchronization among slaves in multi-slave operation.

Table 82: Synchronization Offset (electrical alignment slave vs. master)

Table 83: Received Synchronization Bits (read-only)

Error and Warning Bits

For diagnostic purposes error and warning bits can be transmitted in the protocol besides the position data. The error bit length per slave is defined by parameter [ADI_EBL,](#page-56-0) the polarity can be configured by parameter [ADI_EBP.](#page-56-1) For multi-slave systems there are two different transmission schemes for the diagnostic bits, which are illustrated in Figure [46.](#page-57-0)

Rev E1, Page 56[/85](#page-84-0)

Rev E1, Page 57[/85](#page-84-0)

Table 84: Error Bit Length per Slave

Table 85: Diagnostic Bit Polarity

Table 86: Usage of Warning Bit(s)

Interface Settings

Register ADI_CFG contains additional important ADI configuration parameters, as described in the following tables.

Table 87: ADI Slave Position Data Format

Table 88: ACL Clock Operating Mode

Table 89: Cyclic Counter Verification vs. external data

Table 90: External Data Priority

Table 91: Double Error Messaging

Table 92: Fast Startup Enable

Rev E1, Page 58[/85](#page-84-0)

Startup

During system startup (after reset via power-cycle, NRES pin low or reset command) and if the interface is enabled $(ADL_CFG(7) = 1)$, the ADI master cyclically tries to read data from the ADI slave(s). In case the slave(s) is(are) not yet ready (indicated by $ADA =$ $const = 1$ or $ADA = const = 0$, which is recommended), the ADI master will stay in the startup phase and wait for the slave(s). If the ADI slave(s) does(do) not become ready, the startup phase is aborted after 100 ms and an error is reported. Note: The ADI master ensures a minimum idle time of 50 µs, before it initiates the first communication at the beginning of the startup phase.

Once valid communication is established with the ADI slave(s), the startup phase is not immediately left. To successfully finish the startup phase, two consecutive communications have to be valid (no protocol error), the internal counter versus external data verification has to be ok and no error bit in the protocol must be set. In case all conditions are met, the startup phase is left and the interface continues with normal operation.

Besides the system startup, the ADI master's startup phase can also be triggered by disabling and re-enabling the interface via ADI CFG(7) or by executing command [ADI_RESET.](#page-52-0) Note that in this case there is

no termination criterion, i.e., the master will stay in the startup phase forever, if no valid communication can be established with the slave(s). The startup phase has in this case successfully finished, once $DIAG(21) =$ $DIAG(21) =$ 0 (Int./ext. RC position comparison) after clearing the status register.

The frame repetition period during startup can be low-ered to 200 µs via [ADI_CFG\(1\).](#page-56-5) For fast slaves this might be useful to speed up the startup phase.

Diagnosis

In addition to the synchronized position verification, [DIAG\(21\),](#page-64-0) the received error and warning bits, [DIAG\(19:16\)](#page-64-0) and [DIAG\(20\),](#page-64-0) the ADI master also checks the following SSI protocol conditions:

- 1. ADA line is 1, right before the first ACL falling edge (start bit) \rightarrow Verifies that the last frame finished correctly and detects ADA stuck-at-zero, [DIAG\(22\).](#page-64-0)
- 2. ADA line is 0, right after the last ACL rising edge (stop bit) \rightarrow Verifies the correct timeout and protocol length and detects ADA stuck-at-one, [DIAG\(23\).](#page-64-0)

Figure 46: Multi-slave operation – exemplary SSI protocol formats

iC-PZ Series

iC Haus

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 59[/85](#page-84-0)

Figure 47: Multi-slave operation – application example with 4 slaves

Rev E1, Page 60[/85](#page-84-0)

I2C MASTER

The implemented I2C master is connected to at least one I2C slave, the EEPROM. Besides, it is possible to communicate with up to four additional slaves connected to the I2C master. The I2C communication can be initiated via BiSS or SPI.

The applied I2C clock frequency is selected via [I2C_F_x.](#page-59-1) Up to 100 kHz and up to 400 kHz are supported. The individual I2C slave address has to be specified in [I2C_DEV_ID_x.](#page-59-2) Only 7-bit addresses are supported. Additionally, the memory architecture of the individual I2C slave has to be defined via $12C$ _{_T_x}. 8-bit or 16-bit devices are supported.

Communication with 8-bit devices

When using BiSS to initiate the I2C communication, the general procedure is quite similar to common on-chip register access. However, the I2C transmission takes additional processing time that has to be taken into account. No register accesses are allowed until the requested data has been fully received.

When using SPI to initiate the I2C communication, specific opcodes are available for that purpose. Refer to [SPI SLAVE](#page-47-0) on page [48](#page-47-0) for details.

Communication with 16-bit devices

The procedure described for 8-bit devices is still applicable. However, transferred data is buffered in [I2C_DATA_x\(15:0\).](#page-59-4) When reading, the received byte must be ignored. Data will be available in [I2C_DATA_x\(15:0\)](#page-59-4) after transmission has been completed. When writing, data to be transmitted has to be written to [I2C_DATA_x\(15:0\)](#page-59-4) first. Then the appropriate procedures have to be executed, ignoring the data that is sent.

See Figure [48](#page-60-0) for details of the supported I2C transmission modes.

Note: Before initiating any I2C communication, the active bank [BSEL](#page-21-1) has to be set according to the address space used by the I2C slave. Refer to [MEMORY](#page-21-0) [ORGANIZATION](#page-21-0) on page [22](#page-21-0) for details.

I2C F 0	Addr. 0xA, 0x04; bit 0	default: 0
$I2C$ _{_F_1}	Addr. 0xA, 0x05: bit 0	default: 0
ICF2	Addr. 0xA, 0x06; bit 0	default: 0
ICF3	Addr. 0xA, 0x07; bit 0	default: 0
Code	Description	
0	Up to 100 kHz I2C frequency	
	Up to 400 kHz I2C frequency	

Table 93: I2C Frequency

I2C DEV ID 0		Addr. 0xA, 0x00; bit 7:0		default: 0x00
I2C DEV ID 1		Addr. 0xA, 0x01; bit 7:0		default: 0x00
I2C DEV ID 2		Addr. 0xA, 0x02; bit 7:0		default: 0x00
I2C_DEV_ID_3		Addr. 0xA, 0x03; bit 7:0		default: 0x00
Code		Description		
0x80.0x9F, 0xB00xFF	available 7-bit I2C device ID, left-aligned, LSB is not used			
others	forbidden			

Table 94: I2C Device ID

I2C T 0	Addr. 0xA, 0x04; bit 7:1		default: 0x00	
IC_T_1	Addr. 0xA, 0x05; bit 7:1		default: 0x00	
I2C T 2	Addr. 0xA, 0x06; bit 7:1		default: 0x00	
IC_T_3	Addr. 0xA, 0x07; bit 7:1		default: 0x00	
Code	Description			
0x00	8-bit access (devices like EEPROMs)			
0x01		16-bit access (devices like temperature sensors)		

Table 95: I2C Slave Architecture Type

I2C DATA 0(7:0)		Addr. 0x60: bit 7:0		default: 0x00
I2C DATA 0(15:8)		Addr. 0x61: bit 7:0		default: 0x00
I2C DATA 1(7:0)		Addr. 0x62; bit 7:0		default: 0x00
I2C DATA 1(15:8)		Addr. 0x63: bit 7:0		default: 0x00
I2C_DATA_2(7:0)		Addr. 0x64: bit 7:0		default: 0x00
I2C DATA 2(15:8)		Addr. 0x65:	bit $7:0$	default: 0x00
	I2C DATA 3(7:0)		Addr. 0x66: bit 7:0	default: 0x00
	I2C DATA 3(15:8)		Addr. 0x67: bit 7:0	default: 0x00
Value Description				
	I2C data for communication with 16-bit devices $(12C \tT x = 0x01)$			

Table 96: I2C Data

iC-PZ Series

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 61[/85](#page-84-0)

Figure 48: I2C protocol

GPIO

Two General Purpose Input/Output (GPIO) pins are provided by iC-PZ. Via [GPIOx_CFG\(1:0\)](#page-61-0) each pin can be configured as input, push-pull output or open-drain in-out versus GNDIO or VDDIO. A graphical overview of the GPIO signal path is shown in Figure [49.](#page-62-0)

Table 97: GPIO Output Pad Configuration

GPIO as Input

When configured as input, the current state of GPIO(x) can be read from $GPIOIN(x)$. Additionally, an input can be used to trigger [DIAG\(26\)](#page-64-0) or [DIAG\(27\),](#page-64-0) which is useful to detect an error/warning from an external source. In [GPIOx_DIAG](#page-61-2) the polarity triggering the error/warning is defined.

Table 98: GPIO Input State

GPIO as Output

When configured as output, the source controlling the logical pin state is selected via [GPIOx_SEL.](#page-61-3) The output can either be controlled through setting the corre-sponding bit of [GPIO_OUT\(1:0\),](#page-61-4) or using the state of specific events logged in [DIAG.](#page-64-0) The bitmask GPIOx M is used to select or deselect events for that purpose. In [GPIOx_DIAG](#page-61-2) the polarity indicating the error/warning is defined.

Table 99: GPIO Output Selection

Table 100: GPIO Output State

Table 101: GPIO Diagnosis Polarity

Table 102: GPIO(0/1) Bit Mask

Note: By default GPIO(0) is configured as open-drain output. After system startup has been completed successfully, GPIO(0) is set from hard 0 to pull-up 1.

Rev E1, Page 63[/85](#page-84-0)

TEMPERATURE SENSOR

An on-chip temperature sensor with a resolution of 0.1 °C is integrated in iC-PZ. The temperature value is stored in [TEMP.](#page-62-1) Refer to ELECTRICAL CHARAC-TERISTICS [U01](#page-10-1) for the temperature range covered.

but the upper four bits are omitted. TEMP LT x defines whether an upper or lower limit is set. If the temperature value is outside those limits at any time, an error/warning is reported in [DIAG.](#page-64-0)

Table 103: Temperature

!

[TEMP](#page-62-1) is latched by reading its lowest address 0x4E so that all corresponding register values are related to the same request. Reading this parameter from lowest to highest address is mandatory.

Additionally, two temperature limits can be set using [TEMP_L_x.](#page-62-2) The limit uses the same coding as [TEMP,](#page-62-1)

Table 104: Temperature Limit 1/2

TEMP_LT_1	Addr. 0xD, 0x04; bit 0	default: 0
TEMP LT 2	Addr. 0xD, 0x04; bit 1	default: 1
Code	Value	
	Upper limit: will trigger diagnosis error/warning if temperature exceeds limit.	
	Lower limit: will trigger diagnosis error/warning if temperature falls below limit.	

Table 105: Temperature Limit Type 1/2

Rev E1, Page 64[/85](#page-84-0)

DIAGNOSIS

An extensive diagnosis and error/warning reporting mechanism is provided by iC-PZ. A lot of parameters are monitored and recapped in the [DIAG](#page-64-0) registers. They are caught and stored, even if occurring as a single event for a very short period of time. By masking specific bits in [DIAG,](#page-64-0) the errors and warnings being reported in [ERR](#page-65-1) and [WARN](#page-65-1) can be selected individually. For each serial interface an individual error/warning configuration can be defined. Refer to [BiSS SLAVE,](#page-42-0) [SSI SLAVE,](#page-45-0) and [SPI SLAVE](#page-47-0) for details. An overview of the diagnosis datapath is shown in Figure [50.](#page-63-1)

Writing to [DIAG](#page-64-0) will set the individually addressed bits. This can be used for testing purposes.

Figure 50: Diagnosis datapath overview

Rev E1, Page 65[/85](#page-84-0)

Table 106: Diagnosis

Rev E1, Page 66[/85](#page-84-0)

Errors & Warnings

Individual error and warning bits can be cleared by writing the corresponding bits to [ERR](#page-65-1) or [WARN.](#page-65-1) If an error is cleared, the warning is also affected and the other way around. All error and warning bits are cleared by either writing 0xFFFFFFFF to [ERR](#page-65-1) or [WARN](#page-65-1) or executing command [SCLEAR.](#page-52-0) Clearing errors or warnings affects all interfaces at the same time.

Note: The EEPROM CRC error bit in [DIAG\(25\)](#page-64-0) cannot be cleared externally. For that purpose either one of the commands [CONF_READ](#page-52-0) and [CONF_READ_ALL](#page-52-0) has to be executed or a power-on reset has to be performed.

Table 107: Error

Table 108: Warning

CRC Status

Invalid CRC values of a bank are marked as 1 in [CRC_STAT.](#page-65-0) After startup, [CRC_STAT](#page-65-0) is automatically updated. Banks that could not be read from the EEP-ROM due to communication problems, are marked as invalid as well. [CRC_STAT](#page-52-0) = 0x0000 indicates that all CRC values are valid. By using the command [CRC_CALC,](#page-52-0) correct CRC values for all banks are calculated and marked as valid in [CRC_STAT.](#page-52-0)

Example:

[CRC_STAT](#page-52-0) = 0b0000000000001001 indicates invalid CRC values for bank 0x0 and bank 0x3.

Table 109: CRC Status

iC-PZ Series

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 67[/85](#page-84-0)

SYSTEM CONFIGURATION

Revision & Identification

[ID,](#page-66-2) [REV,](#page-66-1) and [SYS](#page-66-3) are defined by iC-Haus and are read-only.

Table 110: ID

Table 111: Chip Revision

Table 112: Chip System

System Definition

If the resolution provided by the system is not equal to [SYS,](#page-66-3) in case the [FLEXCODE](#page-68-0)[®] feature is used, [SYS_OVR](#page-66-4) has to be set accordingly. The effective chip system SYS eff is defined as:

[SYS_eff](#page-66-0) = [SYS_OVR](#page-66-4) for SYS_OVR \neq 0

Table 113: Chip System Override

If [SYS_OVR](#page-66-4) is adapted, that change has to be written to the EEPROM and the system must then be rebooted.

In case discs/scales with inverted and/or flipped codes are used, [CD_INV](#page-66-5) and [CD_FLIP](#page-66-6) can adjust iC-PZ accordingly. Both corrections can be used at the same time.

Table 114: Inverted Code Correction

Table 115: Flipped Code Correction

Rev E1, Page 68[/85](#page-84-0)

BiSS Profile & Identifier

[EDS_BANK,](#page-67-0) [BISS_PROFILE_ID,](#page-67-1) [SERIAL,](#page-67-2) [DEV_ID,](#page-67-3) and [MFG_ID](#page-67-4) are available as editable parameters in bank 0xE and as read-only registers in the direct access registers 0x40..0x7F. Both are mapped to the same internal memory, so that their content is identical. After editing the parameters in bank 0xE, it can be good practice to protect the registers from being accessed by using command [RPL_SET_RO](#page-52-0) (read-only) or [RPL_SET_NA](#page-52-0) (no access). As last step, the bank then has to be written to the external EEPROM sending command [CONF_WRITE.](#page-52-0)

EDS BANK(7:0)	Addr. 0x41: bit 7:0	read-only
EDS BANK $X(7:0)$	Addr. 0xE, 0x01; bit 7:0	
Pointer to BiSS EDS bank Value		

Table 116: BiSS EDS Bank

Table 117: BiSS Profile ID

SERIAL 3(7:0)	Addr. 0x44; bit 7:0	read-only
SERIAL 2(7:0)	Addr. 0x45; bit 7:0	read-only
SERIAL 1(7:0)	Addr. 0x46; bit 7:0	read-only
SERIAL 0(7:0)	Addr. 0x47; bit 7:0	read-only
SERIAL 3 X(7:0)	Addr. 0xE, 0x04; bit 7:0	
SERIAL 2 X(7:0)	Addr. 0xE, 0x05; bit 7:0	
SERIAL 1 X(7:0)	Addr. 0xE, 0x06; bit 7:0	
SERIAL 0 X(7:0)	Addr. 0xE, 0x07; bit 7:0	
Value	Module manufacturer serial number	

Table 118: Serial Number

DEV_ID_5(7:0)	Addr. 0x78; bit $7:0$ read-only	
DEV_ID_4(7:0)	Addr. 0x79; read-only bit $7:0$	
DEV_ID_3(7:0)	Addr. 0x7A; read-only bit $7:0$	
DEV_ID_2(7:0)	Addr. 0x7B; read-only bit $7:0$	
DEV_ID_1(7:0)	Addr. 0x7C; read-only bit $7:0$	
DEV_ID_0(7:0)	Addr. 0x7D; bit 7:0 read-only	
DEV_ID_5 X(7:0)	0x50 ('P') Addr. 0xE, 0x08; bit $7:0$	
DEV_ID_4_X(7:0)	Addr. 0xE, 0x09; 0x5A('Z') bit $7:0$	
DEV ID 3 X(7:0)	SYS & REV Addr. 0xE,0x0A; bit $7:0$	
DEV ID 2 X(7:0)	BISS ST DL Addr. 0xE,0x0B; bit $7:0$	
DEV_ID_1_X(7:0)	BISS MT DL Addr. 0xE,0x0C; bit $7:0$	
DEV ID 0 X(7:0)	CRC16 & ENSOL Addr. 0xE,0x0D; bit $7:0$	
	& CRCS	
Value	BiSS device ID	

Table 119: BiSS Device ID

Table 120: BiSS Manufacturer ID

FLEXCODE®

With the FlexCode® feature the available iC-PZ devices can be used to realize rotative absolute encoder systems with arbitrary code disc diameters:

Table 121: FlexCode[®] supported disc diameters

The FlexCode[®] system is set up with [FCL](#page-68-1) and [FCS.](#page-68-2) Additionally, overriding the chip system via [SYS_OVR](#page-66-4) might be necessary. Two examples of FlexCode®-systems are given in Table [124.](#page-68-3) Parameters and settings for specific code disc diameters are provided at support@ichaus.de.

Table 122: FlexCode® Length

Table 123: FlexCode® Identifier

Code disc	Device	SYS OVR FCL		FCS	
PZ07S, \varnothing 9 mm	iC-PZ0974		74	36	
PZ08S, \varnothing 44 mm	iC-PZ2656 9		446	216	
Other FlexCode [®] -systems on request.					

Table 124: FlexCode®-system examples

Independent of the number of increments on the code disc, the digital interfaces BiSS, SSI, and SPI always output data as fully coded powers of 2, i.e., the binary singleturn value range is defined by SYS eff bits for the PRC track (MSBs) plus the interpolated bits (LSBs).

Example:

iC-PZ2656 with PZ08S is a FlexCode®-system with SYS eff = 9 and [FCL](#page-68-1) = 446 (number of increments on the code disc). During a full mechanical revolution of 360°m, the 9 MSBs of the output singleturn position take values between 0 and 511.

Specification Modifications for FlexCode®

In a FlexCode®-system, the hysteresis values given in °e in Table [30](#page-33-0) change according to

$$
\tfrac{\mathsf{FCL}}{2^\mathsf{SYS_eff}} \cdot \tfrac{2\cdot \mathsf{ABZ_HYS}}{2^{14}} \cdot 360^\circ e
$$

The maximum rotary speed defined in Table [153](#page-78-0) is

$$
\mathsf{RPM} \, \leq \, \tfrac{14.4 \cdot 10^6}{\mathsf{FCL}}.
$$

Minimum speed and time required for analog and digital autocalibration change as follows:

analog (see page [73\)](#page-72-1):

$$
n_{min} = \frac{2^{AC_COUNT}}{FCL} \cdot 1.25 \frac{1}{s}
$$

$$
t_{rot} \approx \frac{2^{AC_COUNT}}{FCL} \cdot \frac{AC_SEL1 - AC_SEL2}{n}
$$

digital (see page [75\)](#page-74-1):

$$
n_{\text{min}} = \frac{2^{AC_COUNT}}{FCL} \cdot 1.5 \frac{1}{s}
$$

$$
t_{\text{rot}} \approx \tfrac{2^\text{AC_COUNT}}{\text{FCL}} \cdot \tfrac{\text{AC_SEL1}-\text{AC_SEL2}}{\frac{3}{4}\cdot n}
$$

ADJUSTMENT ANALOG

To achieve best interpolation results, the signal quality can be optimized on-chip via analog adjustment. Typical errors such as offset between the positive and the negative phases of cosine and sine, amplitude mismatch between cosine and sine, and incorrect phase shift between cosine and sine can be compensated. Good practice is to use the autocalibrations on command, however entering parameters manually is possible. In general, the raw signals to be adjusted can be described as

COS = PCOS − NCOS = $AMP_COS \cdot sin(\omega t+PH_COS) + OS_COS$

 $SIN = PSIN - NSIN$ = AMP_SIN \cdot sin $(\omega$ t+PH_SIN) + OS_SIN

Offset

The cosine signals before and after the offset has been adjusted are shown in Figure [51.](#page-69-1) By setting [COS_OFF](#page-69-2) to a positive value, the DC value of the differential signal is increased. The applied offset is independent of the actual signal amplitudes. For the sine signals this is applied identically.

$$
COS = \cos(\omega t) + OS_COS + COROS(COS)
$$

To compensate the offset, a DC value COROS(COS) has to be added in the opposite direction of the measured offset OS_COS:

 $COROS(COS) = -OS$ COS

Table 125: Adjustment Offset (static)

Figure 51: Signals before (solid) and after (dashed) Offset Adjustment with a positive DC value

Rev E1, Page 71[/85](#page-84-0)

Amplitude

All four phases of the cosine and sine signals before and after amplitude adjustment are shown in Figure [52.](#page-70-0) By changing [SC_GAIN,](#page-70-1) the amplitudes of both cosine and sine are changed.

 $COS = COS_GAIN \cdot AMP_COS \cdot cos(\omega t)$ $\textsf{SIN} = \textsf{SIN_GAIN} \cdot \textsf{AMP_SIN} \cdot \textsf{sin}(\omega t)$

Higher [SC_GAIN](#page-70-1) increases the amplitude of the cosine signals and decreases the amplitude of the sine signals.

The amplitude correction factor CFA is defined as

$$
CFA = \frac{COS_GAIN}{SIN_GAIN}
$$

To correct amplitude mismatch, the correction factor CFA can be calculated as

$$
CFA = \frac{AMP_SIN}{AMP_COS}
$$

Note: AMP_SIN and AMP_COS are the **uncorrected** amplitudes for [SC_GAIN](#page-70-1) = 0x000.

SC $GAIN(1:0)$	Addr. 0x1, 0x04; default: 0x000 bit $7:6$	
SC $GAIN(9:2)$	Addr. 0x1, 0x05; bit $7:0$	
Code	CFA	
Signed (2K)	$rac{\text{SC} - \text{GAIN}}{511}$ $\left(\frac{14}{11}\right)$	
0x200	0.7857 (equal to 0x201)	
0x201	0.7857	
0x202	0.7861	
0x3FF	0.9995	
0x000	1.0000	
0x001	1.0005	
0x1FE	1.2721	
0x1FF	1.2727	

Table 126: Adjustment cosine-to-sine amplitude ratio (static)

Figure 52: Signals before (solid) and after (dashed) Amplitude Adjustment with a positive value

Rev E1, Page 72[/85](#page-84-0)

Phase

The differential cosine and sine signals before and after phase adjustment are shown in Figure [53.](#page-71-0)

In ideal systems with no phase error, PH_COS =90°e and PH_SIN =0°e, the phase error can be described as

PH_ERR = 90°e – (PH_COS – PH_SIN) = 0°e

In this example, the phase difference between cosine and sine is larger than 90°e:

PH_COS - PH_SIN > 90°e

PH_ERR = 90°e – (PH_COS – PH_SIN) < 0°e

By changing [SC_PHASE,](#page-71-1) both the phase of cosine and sine are changed:

PH_ERR = 90°e− PH_COS−PH_SIN + CORPH

To adjust the phase between cosine and sine, [SC_PHASE](#page-71-1) has to be increased until PH_ERR = 0°e:

CORPH = PH_COS − PH_SIN − 90°e

Table 127: Adjustment phase between cosine and sine (static)

Figure 53: Signals before (solid) and after (dashed) Phase Adjustment with a positive value

Rev E1, Page 73[/85](#page-84-0)

Adjustment Analog, Static

[COS_OFF,](#page-69-0) [SIN_OFF,](#page-69-0) [SC_GAIN](#page-70-0) and [SC_PHASE](#page-71-0) can be calculated automatically by executing command AUTO ADJ ANA. There are several settings available to individually adapt the autocalibration procedure, however using the default values for [AC_SEL1,](#page-72-0) [AC_SEL2,](#page-72-1) [AC_COUNT](#page-72-2) and [AC_ETO](#page-72-3) is highly recommended.

When executing command [AUTO_ADJ_ANA,](#page-52-0) the system must be rotating/moving. If constant speed is applied, the minimum speed can be calculated with the formulas in Table [132.](#page-72-4) There is also an example given that contains typical values for a rotary system with a code disc of 26 mm diameter and a linear system, both with the default values for [AC_SEL1,](#page-72-0) [AC_SEL2,](#page-72-1) [AC_COUNT](#page-72-2) and [AC_ETO.](#page-72-3)

The time required for the analog autocalibration with constant speed can be calculated with the formulas in Table [133.](#page-72-5) There is also an example given that contains typical values for systems described above and rotating/moving at 6 times the minimum speed.The time required can be reduced by increasing the speed. However, very high speeds may reduce the adjustment quality. For very slow systems, the minimum speed can be reduced by factor 10 activating [AC_ETO.](#page-72-3)

Note: In FlexCode®-systems, the minimum speed and the time required for the analog autocalibration change as described in [FLEXCODE](#page-68-0)[®] on page [69.](#page-68-0) For short linear applications, the calibration process can be performed by moving the sensor back and forth.

For frequencies f()sin above approx. 50 kHz, the analog adjustment is internally disabled.

Table 128: Autocalibration Select Start

Table 129: Autocalibration Select End

Table 130: Autocalibration Count

Table 131: Autocalibration Extended Timeout

Note: [AC_SEL1,](#page-72-0) [AC_SEL2,](#page-72-1) [AC_COUNT](#page-72-2) and AC ETO are shared among all autocalibrations.

Rev E1, Page 74[/85](#page-84-0)

Adjustment Analog, Dynamic

Besides the static analog adjustment, iC-PZ is able to correct signal drift during operation, e. g. caused by temperature. The sensitivity against dynamically occurring effects is selected individually for each parameter via [SC_OFF_SEL,](#page-73-0) [SC_GAIN_SEL](#page-73-1) and [SC_PHASE_SEL.](#page-73-2) Those values are not affecting the static values set for [COS_OFF,](#page-69-0) [SIN_OFF,](#page-69-0) [SC_GAIN](#page-70-0) and [SC_PHASE.](#page-71-0)

Table 134: Dynamic analog offset adjustment select

SC GAIN SEL (3:0)	default: 0x0 Addr. 0x2, 0x00; bit 7:4		
Code	Function		
0x0	Disabled		
0x1	Lowest Dynamic		
.	(logarithmic)		
0x7	Moderate Dynamic		
.	(logarithmic)		
0xF	Highest Dynamic		

Table 135: Dynamic analog amplitude-ratio adjustment select

Table 136: Dynamic analog phase adjustment select

Adjustment Analog, Applied Correction

[COS_OFFS,](#page-73-3) [SIN_OFFS,](#page-73-3) [SC_GAINS](#page-73-4) and [SC_PHASES](#page-73-5) are giving information about the currently applied correction values of both static and dynamic analog adjustment.

Note: [COS_OFFS,](#page-73-3) [SIN_OFFS,](#page-73-3) [SC_GAINS](#page-73-4) and [SC_PHASES](#page-73-5) are read-only and can not be stored in the EEPROM. When the dynamic adjustment is disabled, its correction value is set to 0 and only the static adjustment is effective.

Table 138: Adjustment cosine-to-sine amplitude ratio (static+dynamic)

Table 139: Adjustment phase between cosine and sine (static+dynamic)

[COS_OFFS,](#page-73-3) [SIN_OFFS,](#page-73-3) [SC_GAINS](#page-73-4) and [SC_PHASES](#page-73-5) are latched by reading their lowest address 0x20, 0x22, 0x24 and 0x26 so that all corresponding register values are related to the same request. Reading those parameters from lowest to highest register address is mandatory.

Rev E1, Page 75[/85](#page-84-0)

ADJUSTMENT DIGITAL

Adjustment Digital, Static

The initial digital autocalibration is done by executing command AUTO ADJ DIG. AI PHASE and [AI_SCALE](#page-74-1) are calculated automatically, so that even significant misalignments between incremental and absolute track can be compensated.

Note: Changing [AI_PHASE](#page-74-0) and/or [AI_SCALE](#page-74-1) affects position calculation so that current offsets [ST_OFF,](#page-40-0) [MT_OFF,](#page-40-1) [ABZ_OFF](#page-35-0) and [UVW_OFF](#page-35-0) as well as eccentricity compensation parameters may become invalid.

Command [AUTO_READJ_DIG](#page-52-0) can be used to compensate minor changes in alignment for a system that has been calibrated before. The current singleturn position will not be affected and all offsets stay valid. There are several settings available to individually adapt the autocalibration procedure, however using the default values for [AC_SEL1,](#page-72-0) [AC_SEL2,](#page-72-1) [AC_COUNT](#page-72-2) and [AC_ETO](#page-72-3) is highly recommended.

Note: [AC_SEL1,](#page-72-0) [AC_SEL2,](#page-72-1) [AC_COUNT](#page-72-2) and [AC_ETO](#page-72-3) are shared among all autocalibrations.

When executing command [AUTO_ADJ_DIG](#page-52-0) or [AUTO_READJ_DIG,](#page-52-0) the system must be rotating/moving. If constant speed is applied, the minimum speed can be calculated with the formulas in Table [142.](#page-74-2) There is also an example given that contains typical values for a rotary system with a code disc of 26 mm diameter and a linear system, both with the default values for [AC_SEL1,](#page-72-0) [AC_SEL2,](#page-72-1) [AC_COUNT](#page-72-2) and [AC_ETO.](#page-72-3)

The time required for the digital autocalibration with constant speed can be calculated with the formulas in Table [143.](#page-74-3) There is also an example given that contains typical values for systems described above and rotating/moving at 5 times the minimum speed. The time required can be reduced by increasing the speed. However, very high speeds may reduce the adjustment quality. For very slow systems, the minimum speed required can be reduced by factor 10 activating [AC_ETO.](#page-72-3)

Note: In FlexCode®-systems, the minimum speed and the time required for digital autocalibration change as described in [FLEXCODE](#page-68-0)[®] on page [69.](#page-68-0) For short linear applications, the calibration process can be performed by moving the sensor back and forth.

AI PHASE(1:0)	Addr. 0x1, 0x08; bit 7:6	default: 0x000
AI PHASE(9:2)	Addr. 0x1, 0x09; bit 7:0	
Code	Phase adjustment value	
Signed (2K)	AI_PHASE . 180 °e	

Table 140: Adjustment phase error (static)

Table 141: Adjustment scale error (static)

Rev E1, Page 76[/85](#page-84-0)

Adjustment Digital, Dynamic

Besides the static digital adjustment, iC-PZ is able to compensate misalignments during operation. The sensitivity against dynamically occurring effects is selected individually for each parameter via AI P_SEL and [AI_S_SEL.](#page-75-1) Those values are not affecting the static values set for [AI_PHASE](#page-74-0) and [AI_SCALE.](#page-74-1)

AI_P_SEL(3:0)	default: 0x0 Addr. 0x2, 0x03; bit 3:0		
Code	Phase adjustment value		
0x0	Disabled		
0x1	Lowest Dynamic		
\cdots	(logarithmic)		
0x7	Moderate Dynamic		
\cdots	(logarithmic)		
0xF	Highest Dynamic		

Table 144: Dynamic adjustment phase select

Table 145: Dynamic adjustment scale select

Adjustment Digital, Applied Correction

[AI_PHASES](#page-75-2) and [AI_SCALES](#page-75-3) are giving information about the currently applied correction values of both static and dynamic digital adjustment.

Note: [AI_PHASES](#page-75-2) and [AI_SCALES](#page-75-3) are read-only and can not be stored in the EEPROM. When the dynamic adjustment is disabled, its correction value is set to 0 and only the static adjustment is effective.

Table 146: Adjustment phase error (static+dynamic)

Table 147: Adjustment scale error (static+dynamic)

[AI_PHASES](#page-75-2) and [AI_SCALES](#page-75-3) are latched by reading their lowest address 0x28 and 0x2A so that all corresponding register values are related to the same request. Reading those parameters from lowest to highest register address is mandatory.

Rev E1, Page 77[/85](#page-84-0)

ADJUSTMENT ECCENTRICITY

Code discs mounted eccentric are providing a long-wave sinusoidal position error over a full revolution. Most of this error can be compensated by the eccentricity adjustment of the iC-PZ. The correction values [ECC_AMP](#page-76-0) and [ECC_PHASE](#page-76-0) are calculated on-chip by executing command [AUTO_ADJ_ECC.](#page-52-0) The autocalibration is performed over 2[^AC_COUNT](#page-72-2) revolutions. Using the default value for [AC_COUNT](#page-72-2) is highly recommended. Before starting the autocalibration, the eccentricity correction has to be switched off via [ECC_EN.](#page-76-1)

Note: [AC_COUNT](#page-72-2) is shared among all autocalibrations.

The minimum speed for the eccentricity autocalibration given in Table [151](#page-76-2) is independent of the code disc diameter.

The time required for the eccentricity autocalibration procedure with constant speed can be calculated with the formula in Table [152.](#page-76-3) There is also an example given that contains a typical value for a system rotating/moving at 30 times the minimum speed. The time required can be reduced by increasing the speed.

Rotating at constant speed and at steady state is crucial when eccentricity autocalibration is performed.

Table 148: Eccentricity amplitude error

ECC_PHASE(5:0)		Addr. 0x2, 0x08; bit 7:2	default: 0x0000
ECC PHASE(13:6)		Addr. 0x2, 0x09; bit 7:0	
Code		Eccentricity phase value	
Signed (2K)	$\frac{360^{\circ}m}{2^{14}}$ · ECC_PHASE		

Table 149: Eccentricity phase error

Table 150: Enable eccentricity correction

Table 151: Minimum speed for eccentricity autocalibration

rotary	$t_{\text{rot}} \approx 2^{\text{AC_COUNT}}$	$\tau_{\sf rot,typ,all,900\,RPM} \approx \texttt{17 s}$
--------	-----------------------------------------------	---------------------------------------------------------

Table 152: Time required for eccentricity autocalibration with default settings

Rev E1, Page 78[/85](#page-84-0)

SAFETY ADVICE

Depending on the mode of operation, these devices emit highly concentrated visible blue light which can be hazardous to the human eye.

Products which incorporate these devices have to follow the safety precautions given in IEC 60825-1 and IEC 62471.

HANDLING ADVICE

Because of the specific housing materials and geometries used, these LED devices are sensitive to rough handling or assembly and can thus be easily damaged

or may fail in regard to their electro-optical operation. Excessive mechanical stress or load on the LED surface or to the glass windows must be avoided.

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 79[/85](#page-84-0)

DEVICE OVERVIEW

Rotative

Linear

Type $M = Metal$ Type $P =$ Polycarbonate Type $F =$ Film Type [] = Glass

Device availability on request.

Table 153: Device overview

1 Air gap (iC to code disc / linear scale), I(VDDA) without analog output buffer

² In FlexCode®-systems, Max. RPM changes as described in chapter **[FLEXCODE](#page-68-0)®** .

Rev E1, Page 80[/85](#page-84-0)

DESIGN REVIEW: Notes On Chip Functions

Table 154: Notes on chip functions regarding iC-PZxxxx chip revision Z

Table 155: Notes on chip functions regarding iC-PZxxxx chip revision Y

Table 156: Notes on chip functions regarding iC-PZxxxx chip revision X

Rev E1, Page 81[/85](#page-84-0)

REVISION HISTORY

Rev E1, Page 82[/85](#page-84-0)

Rev E1, Page 83[/85](#page-84-0)

¹ Release Date format: *YYYY-MM-DD*

Rev E1, Page 84[/85](#page-84-0)

iC-Haus expressly reserves the right to change its products, specifications and related supplements (together the Documents). A Datasheet Update Notification
(DUN) gives details as to any amendments and additions made to t generated and shall be sent to registered users by email. Copying – even as an excerpt – is only permitted with iC-Haus' approval in writing and precise reference to source.

The data and predicted functionality is intended solely for the purpose of product description and shall represent the usual quality and behaviour of the product.
In case the Documents contain obvious mistakes e.g. in writ insignificant deviations from the Documents or in case of only minor impairment of usability.

No representations or warranties, either expressed or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification resp. Documents or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus products are not designed for and must not be used in connection with any applications where the failure of such products would reasonably be
expected to result in significant personal injury or death *(Safety-Crit* include, without limitation, life support devices and systems. iC-Haus products are not designed nor intended for use in military or aerospace applications or environments or in automotive applications unless specifically designated for such use by iC-Haus.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

Software and its documentation is provided by iC-Haus GmbH or contributors "AS IS" and is subject to the ZVEI General Conditions for the Supply of Products and Services with iC-Haus amendments and the ZVEI Software clause with iC-Haus amendments [\(www.ichaus.com/EULA\)](http://www.ichaus.com/EULA).

iC-PZ Series

HIGH-RESOLUTION REFLECTIVE ABSOLUTE ENCODER

Rev E1, Page 85[/85](#page-84-0)

ORDERING INFORMATION

Please send your purchase orders to our order handling team:

Fax: +49 (0) 61 35 - 92 92 - 692 E-Mail: dispo@ichaus.com

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH Tel.: +49 (0) 61 35 - 92 92 - 0 Am Kuemmerling 18 Fax: +49 (0) 61 35 - 92 92 - 192 D-55294 Bodenheim Web: <http://www.ichaus.com> GERMANY E-Mail: sales@ichaus.com

Appointed local distributors: http://www.ichaus.com/sales_partners