

### Rev D1, Page 1[/45](#page-44-0)

### **FEATURES**

- $\blacklozenge$  System-on-chip design for excellent reliability
- $\triangle$  Leading/trailing sampling of 10 binary tracks pitched at 400  $\mu$ m
- $\triangle$  Analog sine/cosine scanning with enlarged photodiodes, signal conditioning and fast 8-bit vector-tracking interpolation
- ♦ Absolute singleturn resolution up to 18 bits
- $\triangle$  FlexCount<sup>®</sup> provides programmable resolution for absolute and incremental data
- $\bullet$  Incremental quadrature outputs with 1 to 65,536 CPR and programmable index signal
- ♦ LED illumination control using 50 mA high-side current source  $(sin<sup>2</sup>+cos<sup>2</sup> or sum control modes)$
- ç Alarm indication for configuration or illumination error
- ♦ Permanent RAM monitoring by parity bits
- ♦ 3.3 V-compatible SPI and I/O ports for configuration and data
- ♦ Serial position readout in 1 µs cycles at 16 MHz clock frequency
- $\triangle$  Parallel position output resolution up to 16 bits
- $\blacklozenge$  Operation at 4 V to 5.5 V within  $-40\degree$ C to 110  $\degree$ C
- ♦ 30-pin optoBGA or 38-pin optoQFN package for SMT
- ç Illumination: iC-SN85 BLCC SN1C (850 nm encoder LED)
- ç Code discs: LNB1S 42-1024 (1024 PPR, ∅ 42 mm/18 mm), LNB4S 26-1024 (1024 PPR, Ø 26 mm/9.6 mm)

### **APPLICATIONS**

- ◆ Programmable incremental encoders
- **Optical position sensors**
- Absolute rotary encoders
- ♦ Motor feedback systems
- Linear scales

#### **PACKAGES**







Rev D1, Page 2[/45](#page-44-0)

### <span id="page-1-0"></span>**DESCRIPTION**

The iC-LNB is an optoelectronic encoder IC for absolute linear and angle measuring systems. When combined with a linear scale or rotary encoder disc, the iC-LNB provides complete encoder functionality. Photodiodes, amplifiers, comparators, a complete signal conditioning unit, and multiple interfaces for position data output are monolithically integrated into the device.

The iC-LNB reads ten absolute tracks as well as an incremental track from the disc or scale. The incremental track provides sine and cosine signals which can be calibrated to compensate the offset and scale the amplitude of the photodiodes. These calibrated signals are used by the integrated vector-tracking interpolator to provide up to 8 bits of additional resolution and are also available on dedicated output pins. Combined with the 10 bits of absolute position, the interpolator provides resolution of up to 18 bits.

An integrated LED current control with a built-in driver allows direct connection of the illumination LED (iC-SN85 or other). The optical power received by the iC-LNB is kept constant by the current control, regardless of temperature and aging effects of the LED. The received power setpoint is programmable and an end-of-life alarm and error pin output indicate when the LED current control has exceeded its operating range.

The iC-LNB synchronizes the interpolator output and the absolute data to form a contiguous Gray-coded position data word. This position or angle data is output as incremental ABZ signals, absolute position via a scalable shift-register, and through the SPI interface. Alternatively, a 16-bit parallel position output is also available. FlexCount® allows the output position (incremental and absolute) resolution to be programmed to any value between 4 and  $2^{18}$  steps (edges) per revolution.

After startup, the iC-LNB must be configured via the SPI interface. The SPI interface (as well as all the other digital I/O) operates at 3.3 V, allowing direct connection to 3.3 V microcontrollers.

#### **General notice on application-specific programming**

Parameters defined in the datasheet represent supplier's attentive tests and validations, but - by principle - do not imply any warranty or guarantee as to their accuracy, completeness or correctness under all application conditions. In particular, setup conditions, register settings and power-up have to be thoroughly validated by the user within his specific application environment and requirements (system responsibility).

The chip's performance in application is impacted by system conditions like the quality of the optical target, the illumination, temperature and mechanical stress, sensor alignment and initial calibration.



Rev D1, Page 3[/45](#page-44-0)

### **CONTENTS**







Rev D1, Page 4[/45](#page-44-0)

#### <span id="page-3-0"></span>**PACKAGING INFORMATION**

#### <span id="page-3-1"></span>**PIN CONFIGURATION oBGA LNB2C (7.6 mm x 7.1 mm x 1.6 mm)**



### **PIN FUNCTIONS**



### **PIN FUNCTIONS**



IC top marking: <P-CODE> = product code, <A-CODE> = assembly code (subject to changes), <D-CODE> = date code (subject to changes);<br>Grounding unused inputs (10 kΩ to GNDA) is recommended, especially for pins DIR, TPS, TNS,



Rev D1, Page 5[/45](#page-44-0)

#### <span id="page-4-0"></span>**PIN CONFIGURATION oQFN38-7x5 (7.0 mm x 5.0 mm x 0.9 mm) (in qualification)**



### **PIN FUNCTIONS**

### **No. Name Function**















- Parallel Output Bit 15
- 14 TNS Test Input NSIN /
	- Parallel Output Bit 14
- 15 DIR Code Inversion Input / Parallel Output Bit 13

### **PIN FUNCTIONS No. Name Function**



IC top marking: <P-CODE> = product code, <A-CODE> = assembly code (subject to changes);

Grounding unused inputs (10 kΩ to GNDA) is recommended, especially for pins DIR, TPS, TNS, TPC, and TNC.

 $^1$  Pin numbers marked n.c. are not connected.<br><sup>2</sup> Connecting the backside paddle is recommended by a single link to GNDA. A current flow across the paddle is not permissible.



Rev D1, Page 6[/45](#page-44-0)

### <span id="page-5-0"></span>**PAD LAYOUT**



### **PAD FUNCTIONS**

**No. Name Function**



Grounding unused inputs (10 kΩ to GNDA) is recommended, especially for pins DIR, TPS, TNS, TPC, and TNC.



Rev D1, Page 7[/45](#page-44-0)

#### <span id="page-6-0"></span>**PACKAGE DIMENSIONS oQFN38-7x5**



drd\_lnb-oqfn38-1\_pack\_1, 8:1 All dimensions given in mm. Tolerances of form and position according to JEDEC MO-220. Positional tolerance of reticle pattern: ±90μm / ±1° (with respect to center of backside pad). G4: radius of chip center (refer to the relevant encoder disc and code description). Maximum molding excess +20μm / -75μm versus surface of glass/reticle.



Rev D1, Page 8[/45](#page-44-0)

### <span id="page-7-0"></span>**ABSOLUTE MAXIMUM RATINGS**

These ratings do not imply permissible operating conditions; functional operation is not guaranteed. Exceeding these ratings may damage the device.



#### <span id="page-7-1"></span>**THERMAL DATA**

Operating conditions: VDDA = 4 V to 5.5 V, VDD = 3 V to 5.5 V, GNDA = GND





Rev D1, Page 9[/45](#page-44-0)

<span id="page-8-0"></span>



Rev D1, Page 10[/45](#page-44-0)

<span id="page-9-1"></span><span id="page-9-0"></span>



Rev D1, Page 11[/45](#page-44-0)





Rev D1, Page 12[/45](#page-44-0)

<span id="page-11-3"></span><span id="page-11-2"></span><span id="page-11-1"></span><span id="page-11-0"></span>



Rev D1, Page 13[/45](#page-44-0)

<span id="page-12-1"></span><span id="page-12-0"></span>



Rev D1, Page 14[/45](#page-44-0)

### **ELECTRICAL CHARACTERISTICS**

Operating conditions: VDDA = 4 V to 5.5 V, VDD = 3 V to 5.5 V, GNDA = GND, Tj = -40 °C to 125 °C, unless otherwise specified.





<span id="page-13-0"></span>Figure 1: Definition of relative angle error



Rev D1, Page 15[/45](#page-44-0)

### <span id="page-14-0"></span>**OPERATING REQUIREMENTS: SPI Interface**

Operating conditions: VDDA = 4 V to 5.5 V, VDD = 3 V to 5.5 V, GNDA = GND, Tj = -40 °C to 125 °C, unless otherwise specified.





<span id="page-14-1"></span>Figure 2: SPI interface timing



Rev D1, Page 16[/45](#page-44-0)

### <span id="page-15-0"></span>**OPERATING REQUIREMENTS: Shift Register**

Operating conditions: VDDA = 4 V to 5.5 V, VDD = 3 V to 5.5 V, GNDA = GND, Tj = -40 °C to 125 °C, unless otherwise specified.





<span id="page-15-1"></span>



Rev D1, Page 17[/45](#page-44-0)

### <span id="page-16-1"></span><span id="page-16-0"></span>**CONFIGURATION PARAMETERS**





Rev D1, Page 18[/45](#page-44-0)

### <span id="page-17-0"></span>**CONFIGURING THE iC-LNB**



Table 6: Register layout

#### <span id="page-17-1"></span>**Address Range**

The addresses available through the SPI interface range from 0x00 to 0x12. As only the lower five bits of the address byte are evaluated, addresses greater than 0x1F are mapped back to address range 0x00 – 0x12. It is recommended not to use addresses greater than 0x12 with the iC-LNB.

#### <span id="page-17-2"></span>**RAM Monitoring (parity check)**

The configuration registers in the internal RAM are constantly monitored by a parity check. Bit 7 of each address is the parity bit (P00 – P11) which must be programmed to give an even number of ones in the byte. An odd number of ones in a byte indicates a parity error (ERRP) which sets the ERRP bit in the status register (0x12 bit 2) and activates the ERR output. See ALARM OUTPUT on page [39](#page-38-3) for more information.

#### <span id="page-17-3"></span>**Chip Version**

<b>Chip Version</b>	Addr. 0x12; bit 7:4
Value	Description
	$\mathsf{L}$
215	Reserved

Table 7: Chip Version



Rev D1, Page 19[/45](#page-44-0)

#### <span id="page-18-0"></span>**Reset Values**

After power-on, the registers are initialized as follows:

<span id="page-18-2"></span>

<b>Address</b>	Reset Value	<b>Description</b>	
0x00-0x01	0xA0	Gain (GS, GC) = 1.408 Shift register (NENSHIFT) = enabled LED control behavior (LCMOD) = 0	
0x02-0x05	0xC <sub>0</sub>	Offset (OSP, OSN, OCP, OCN) = $0.5004*VDDA$	
0x06	0x60	LED control mode (LCTYP) = sum control, Set point (LCSET) = 0.23 V	
0x07	0x09	Serial output format (NGRAY) = GRAY, Direction (DIR) = CW, EPG = interface mode. Oscillator (OSZC) = 16MHz, Gain range $(GR) = 1.33$	
0x08	0x18	Interpolator factor $(INC) = x2$ , Idle state DOUT $(RNF) = '1',$ Shift register (SRC) = 18 bits	
$0x09-0x0A$	0x00	Test functions $= 0$ . Hysteresis Interpolator (HYS) = $1.4^{\circ}$	
0x0B	0x8F	ABZ outputs (INVA/B/Z) = not inverted, ABZ outputs (TRIABZ) = tri-state, Shift register (SELABS) = max. resolution, FlexCount (NENFLEX) = disabled	
$0x0C-0x10$	0x00	$FlexCount parameters = 0$	
0x11	0xA0	FlexCount: Outputs (NOUTLO) = low, Reset (STOPFLEX) = stopped, Interpolator (ENIPO) = disabled	

<span id="page-18-1"></span>Table 8: Register Reset Values (RAM)

#### **Programming Sequence**

After the iC-LNB has powered up (pin POK high), it must be configured through the SPI interface. A microcontroller with an integrated EEPROM and SPI master is usually used for this purpose. Depending on the required application functionality, the parameters must be written in a specific order (see Figure [4](#page-19-0) on page [20\)](#page-19-0).

If the iC-LNB is to be used without FlexCount, only the required interpolator resolution (RESIPO) and the incremental output resolution (INC) need to be set and the interpolator enabled (ENIPO = 1). Enable the INCA, INCB, and INCZ output drivers by resetting TRIABZ (0).

If the iC-LNB is to be used with FlexCount, the INCA, INCB, and INCZ outputs can be set low (NOUTLO = 0 and TRIABZ = 0) or to tristate (TRIABZ = 1) during configuration. After configuring all parameters, enable FlexCount (STOPFLEX = 0). After the current position has been found (POSOK = 1), enable the INCA, INCB, and INCZ outputs (NOUTLO = 1 and TRIABZ = 0).

As shown in Figure [4,](#page-19-0) it is recommended to implement a timeout of 30ms (up to 1000 RPM) when checking for POSOK. This avoids a potential infinite loop that could happen due to glitches or communication errors. If POSOK is still 0 after some number of timeouts (typically 5), a configuration error can be assumed.



Rev D1, Page 20[/45](#page-44-0)



<span id="page-19-0"></span>Figure 4: Typical Configuration Sequence



<span id="page-20-3"></span>Rev D1, Page 21[/45](#page-44-0)

#### <span id="page-20-0"></span>**SPI INTERFACE**

#### <span id="page-20-1"></span>**General Protocol Description**

The SPI interface in the iC-LNB is implemented as an SPI slave and supports SPI modes 0 and 3, meaning that the idle state of SCLK can be 0 or 1. Data is always accepted on the rising edge of SCLK and the MISO pin is set to tristate if the iC-LNB is not selected by the master (CS=0). A rising edge on CS initiates an SPI transaction causing the MOSI signal to be fed through to MISO. Data is sent byte by byte with the MSB (most significant bit) first.



Figure 5: Typical SPI Transaction (Register Read)

Figure [5](#page-20-3) shows a single Register Read transaction between the SPI master and a single iC-LNB (SPI slave). SPI data transactions occur as follows:

- 1. Master initiates a transaction with a rising edge on the chip select input (CS).
- 2. iC-LNB feeds MOSI through to MISO.
- 3. Master sends opcode and address bits on MOSI; this data is fed through to MISO.
- 4. iC-LNB transmits the data from the specified address to the master on MISO.
- 5. Master ends the transaction with a falling edge on CS.
- 6. iC-LNB switches its MISO output to tristate.

See [Bussing and Chaining Multiple iC-LNBs](#page-24-1) on page [25](#page-24-1) for more information on multiple-device applications.

#### <span id="page-20-2"></span>**Opcodes**

Each SPI transaction begins with a 1-byte opcode (operation code or command) sent by the SPI master. As shown in Table [9,](#page-20-4) the opcode determines whether configuration (register) or sensor data (position) is accessed.

<span id="page-20-4"></span>

<b>SPI Opcodes</b>		
Code	Opcode	
0xB0	Activate	
0xA6	Position Read	
0xF5	Position Data (SDAD) Status	
0x8A	Register Read (continuous)	
0xCF	Register Write (continuous)	
0xAD	<b>Register Status</b>	

Table 9: SPI Opcodes

These opcodes are explained following.

#### **Activate**

The Activate opcode (0xB0) turns the register and sensor data channels in the iC-LNB on and off individually. This command causes the iC-LNB to reset its RA (register data channel) and PA (Sensor data channel) bits, turning both channels off, and resets the Fail, Valid, Busy, and Dismiss bits in the SPI Status byte (see Table [15\)](#page-23-0). The RA and PA bits in the data byte following the opcode then activate one or both channels for subsequent transactions.

With only one iC-LNB slave (one register and one sensor data channel), the RA and PA bits are bits 1 and 0 respectively in the data byte following the Activate command as shown in Figure [6.](#page-20-5)



<span id="page-20-5"></span>Figure 6: RA and PA (one slave)

If  $RA = 1$ , the register data channel is activated and communication with iC-LNB registers is possible. If PA = 1, the sensor data channel is activated and position (angle) information can be read. Both channels can be active at the same time. After power-on (POK = 1), the register data channel is enabled  $(RA = 1)$  and the sensor data channel is disabled (PA = 0).

Note that it is not possible for the SPI master to read back the state of the RA or PA bits to determine which data channels are active in the iC-LNB. It is only possible for it to turn both channels off and then activate each or both as required using the Activate command.



#### Rev D1, Page 22[/45](#page-44-0)

If RA = 1, opcodes Register Read, Register Write, and Register Status operate normally, as explained below. If RA = 0, these commands are not executed and, if attempted, set the Error bit in the SPI Status byte (Table [15\)](#page-23-0).

Likewise, if PA = 1, the Position Read opcode operates normally, as explained below. If PA = 0, this command is not executed and, if attempted, sets the Error bit in the SPI Status byte (Table [15\)](#page-23-0). All of these commands, however, are still passed through to MISO.

#### **Position Read**

The Position Read command (0xA6) is used to read the absolute position data from the iC-LNB.



Figure 7: Position Read

As shown in Figure [7,](#page-21-0) the iC-LNB latches its position data on the first rising edge of SCLK when CS is high (REQ). The position data shift register then clocks out the latched position value on subsequent clock cycles (bytes SD1 - SD3). Position data is available in binary or Gray code.

<b>NGRAY</b>	Address 0x07; bit 6		
Value	Data Format		
	Gray Code		
	Binary		

Table 10: SPI Position Output Data Format

The sensor data channel must be activated (PA = 1) for proper operation of this command, otherwise the Error bit in the SPI Status byte is set. If invalid data is detected in the shift register, the Error bit in the SPI Status byte (Table [15\)](#page-23-0) is set and  $SD1 = SD2 = SD3 = 0x00$ .

The length of the SPI shift register and the number of position bits used is determined by parameter SRC, as shown in Table [11.](#page-21-1)

<span id="page-21-1"></span>

<b>SRC</b>	Address 0x08; bits 2:0	
Value	SPI Shift Reg. Length	Number of Bits Used
0	24 bits	18
1	24 bits	17
2	16 bits	16
3	16 bits	15
4	16 bits	14
5	16 bits	13
6	16 bits	13
	16 bits	12

Table 11: SPI Output Data Length

If  $SRC \geq 2$ , only SD1 and SD2 are used. If  $SRC < 2$ , SD1, SD2, and SD3 are used.

SPI position is shifted out MSB first and left-justified. If the SPI output data length is greater than the number of bits used (SRC  $\neq$  2), the unused LSBs are zero. For example, if SRC = 1, the shift register outputs the 17-bit position value followed by seven zeros. In this case, SD3 bits [6:0] are zero.

<span id="page-21-0"></span>Note that SRC is also used to set the length of the position output shift register (Table [49\)](#page-34-5). However, the position output shift register is not always the same length as the SPI shift register. Also, the position output shift register outputs right-justified position data whereas the SPI position data is left-justified.

If FlexCount is selected (SELABS = 0), the number of valid position bits is determined by the FlexCount resolution, specified by parameter RESSUB. Also, if Flex-Count is enabled and a non-binary resolution is used (RESSUB + 1 is not an integer power of 2), the absolute position is a value between two non-zero numbers. See FLEXCOUNT® on page [29](#page-28-5) for more information on the absolute position numeric formats.

If FlexCount is not selected (SELABS = 1), the number of valid position bits is determined by the interpolator resolution (RESIPO), as shown in Table [12.](#page-21-2)

<span id="page-21-2"></span>



#### **Position Data (SDAD) Status**

The status of position data can be checked with the SDAD Status command (0xF5). The command causes:



- 1. All slaves activated via PACTIVE to switch their SVALID and SFAIL registers between MOSI and MISO.
- 2. The next request for sensor data started with the first rising edge at SCLK of the next SPI communication is ignored by the slave.



Figure 8: SDAD status

The master can check the validity of the position data and then read out this data with command **SDAD transmission**. In iC-LNB, SVALID (SV) is identical to POSOK and SFAIL (SF) is the logical complement of POSOK.



Table 13: SVALID

<b>SFAIL</b>	
Value	Description
	Position data request okay (POSOK = 1)
	Position data request failed (POSOK = 0)

Table 14: SFAIL

If only one slave is connected, the corresponding SVALID (SV0) and SFAIL (SF0) bits are placed at bit positions 7 and 6 in the SVALID byte.



Figure 9: SDAD status (Example with one and two slaves (daisy chain))



<span id="page-22-0"></span>\*) on the first rising edge at SCLK of the next SPI communication

Figure 10: Example sequence of the commands SDAD Status/SDAD-transmission

Figure [10](#page-22-0) shows the interaction of the two commands **SDAD Status** and **SDAD transmission**. The position data communication starts with the command **SDAD Status** (1). The first **SDAD Status** requests new data. If SFAIL is not set, subsequent **SDAD Status** commands are used to check for the data to be ready to transmit (no new position data requests are issued).

If SFAIL is set, requesting new position data on the first rising edge of SCLK of the next SPI communication is enabled. If the position data is ready as indicated by SVALID, the **SDAD-transmission** (2) command can be executed to read out the position data. Following this, the command **REGISTER status/data** should be executed to detect an unsuccessful SPI communication.

Rev D1, Page 23[/45](#page-44-0)



#### **Register Read**

The Register Read command (0x8A) reads data from a contiguous block of one or more RAM addresses starting at a specified address.



Figure 11: Register Read

The master transmits the read register opcode (0x8A) followed by the starting address of the block of addresses to read (ADR) on MOSI. The iC-LNB immediately outputs the opcode and address on MISO followed by the data from the register at address ADR (DATA1). As long as CS stays active (high), data from the the next register (address ADR + 1) is then output (DATA2). Data from subsequent registers continues to be output as long as CS remains high.

The register data channel must be activated  $(RA = 1)$ for proper operation of this command, otherwise the Error bit in the SPI Status byte is set. If an error occurs during a register read (invalid address, invalid data, etc.), the Fail bit in the SPI Status byte is set, the address counter is no longer incremented, and the data returned is invalid. See Table [15](#page-23-0) on page [24](#page-23-0) for more information.

#### **Register Write**

The Register Write command (0xCF) writes data to a contiguous block of one or more RAM addresses starting at a specified address.



Figure 12: Write to REGISTER (cont.)

The master transmits the write register opcode (0xCF) followed by the starting address of the block of addresses to write (ADR), followed by the data to write to the register at address ADR (DATA1), the data to write to the address at ADR + 1 (DATA2), etc. on MOSI. The iC-LNB immediately outputs the MOSI bits on MISO. Rev D1, Page 24[/45](#page-44-0)

Data continues to be written to subsequent registers as long as CS stays active (high).

The register data channel must be activated ( $RA = 1$ ) for proper operation of this command, otherwise the Error bit in the SPI Status byte is set. If an error occurs during a register write (invalid address, invalid data, etc.), the Fail bit in the SPI Status byte is set, the address counter is no longer incremented, and the data is not written. See Table [15](#page-23-0) on page [24](#page-23-0) for more information.

#### **Register Status**

The Register Status command (0xAD) returns the SPI Status byte which indicates the status of the last register transaction or data transmission.



<span id="page-23-1"></span>Figure 13: Register Status

As shown in Figure [13,](#page-23-1) the SPI Status byte is returned immediately following the Register Status opcode (STATUS) and is followed by an undefined data byte (DATA).

Table [15](#page-23-0) shows the SPI Status byte bits.

<span id="page-23-0"></span>

<b>STATUS</b>			
Bit	Name	Description	
7	Error	Invalid opcode	
6:4		Reserved	
3	<b>Dismiss</b>	<b>Illegal Address</b>	
2	Fail	Data request failed	
	Busy	Slave busy	
0	Valid	Position data valid	

Table 15: SPI Status Byte

Status bits are updated with every register access, except Error, which indicates the status of the *last* command (opcode).



<span id="page-24-4"></span>Rev D1, Page 25[/45](#page-44-0)

### <span id="page-24-1"></span><span id="page-24-0"></span>**Bussing and Chaining Multiple iC-LNBs**

Multiple iC-LNBs can be bussed or chained to a single SPI master. Figure [14](#page-24-2) shows two iC-LNBs in a bussed configuration.



Figure 14: Bussing Multiple iC-LNBs

In this configuration, the SPI master communicates with each iC-LNB individually by activating the appropriate chip select (CS) output.

Figure [15](#page-24-3) shows two iC-LNBs in a chained configuration.



Figure 15: Chaining Multiple iC-LNBs

In this configuration, the MISO output of each iC-LNB is chained to the MOSI input of the next device in the chain. The SPI master must activate the desired channel(s) in a specific slave device to communicate with it. The required RA and PA bits for each slave are packed into the bytes following the Activate opcode, as shown in Figure [16.](#page-24-4)



Figure 16: Activate Command For Multiple Slaves

<span id="page-24-2"></span>For example, Figure [17](#page-24-5) shows MOSI and MISO for an Activate command for one and two chained slaves.



<span id="page-24-5"></span>Figure 17: Activate Command For Two Slaves

Each slave outputs two zeros on MISO followed by the six most significant bits of MOSI and reads its RA and PA bits from bits 1 and 0 respectively of the RA/PA vector on MOSI. In this way, the RA/PA bits for the next slave in the chain are moved into bits 1 and 0 for the next slave.

<span id="page-24-3"></span>The SPI master can determine the number of data channels in the chain by sending a 1 as bit 7 after the opcode in the Activate command. It then counts the number of zeros it receives on MISO before receiving the 1 back. The number of zeroes preceding the returned 1 is the number of data channels in the chain.



#### <span id="page-25-3"></span><span id="page-25-0"></span>**SIGNAL CONDITIONING**

The iC-LNB provides seven parameters for conditioning and calibrating the signals from the sine and cosine photodiodes. These allow the elimination of offsets and the calibration and equalization of gain between the two channels. The sin/cos signal path and the adjustment parameters are shown in Figure [18.](#page-25-4)



Figure 18: Sin/Cos Signal Path

Test modes (see TEST FUNCTIONS on page [41\)](#page-40-1) allow observing many of the internal signals of the sin/cos signal path on the NSIN, PSIN, NCOS, and PCOS outputs to assist in calibration.

#### <span id="page-25-1"></span>**Gain Range (GR)**

The gain range for the analog sin/cos signal path is set using parameter GR (0x07 bits 1:0).



Table 16: Gain Range for Sin/Cos Signal Path

<span id="page-25-2"></span>A gain range of  $1.33$  (GR = 1) is recommended for most applications.

#### **Sine Gain (GS) and Offsets (OSP and OSN)**

To calibrate the sine channel gain and offsets, the LED power control must be set to sum control (LCTYP = 1). In addition, the internal sine channel calibration signals must be made available on the analog outputs as shown in Figure [19](#page-25-5) by setting TA = 0x1 and  $TMUX = 0x0D$ .



<span id="page-25-5"></span>Figure 19: Gain and Offset Calibration

<span id="page-25-4"></span>To start, set the sine and cosine amplitude (GS and GC) and offset parameters (OSP, OSN, OCP, and OSN) to their nominal values of 0xA0 and 0xC0 respectively (see Table [8\)](#page-18-2). Adjust the optical power of the LED using parameter LCSET (0x06 bits 5:0) to set the sine channel amplitudes (VPS and VNS) as close to 500 mV as possible. Trim the sine channel amplitudes to 500 mV using parameter GS (0x00 bits 5:0).

<b>GS</b>	Address 0x00; bits 5:0
Value	Gain
0x00	1.0
0x01	1.01
	$1+GS.0.0053$ $1 - GS \cdot 0.0053$
0x3F	2.0

Table 17: Sine Channel Gain

Next, calibrate the offset of VPS and VNS such that the zero level (average) of VPS is equal to VNS, using parameters OSP (0x02 bits 6:0) and OSN (0x03 bits 6:0), respectively. When properly adjusted, the difference between the average DC voltage of VPS and VNS should be zero.



Rev D1, Page 27[/45](#page-44-0)



Table 18: Positive Sine (PSIN) Offset



Table 19: Negative Sine (NSIN) Offset

#### <span id="page-26-0"></span>**Cosine Gain (GC) and Offsets (OCP and OCN)**

Calibration of the cosine channel gain and offsets is the same as for the sine channel, except that parameter TMUX must be set to 0x0E instead of 0x0D. This makes the internal cosine channel calibration signals available on the analog outputs as shown in Figure [19.](#page-25-5)

First, trim the cosine channel amplitudes (VPC and VNC) to 500 mV using parameter GC (0x01 bits 5:0).



Table 20: Cosine Channel Gain

Next, calibrate the offset of VPC and VNC such that the zero level (average) of VPC is equal to VNC using parameters OCP (0x04 bits 6:0) and/or OCN (0x05 bits 6:0), respectively. When properly adjusted, the difference between the average DC voltage of VPC and VNC should be zero.



Table 21: Positive Cosine (PCOS) Offset





After all seven parameters (three gain and four offset) have been calibrated, return the iC-LNB to normal operation by turning off test mode (TA = 0x0).

#### <span id="page-26-2"></span><span id="page-26-1"></span>**LED Power Control**

After calibration, it is recommended to enable the square control function of the LED power control by setting LCTYP = 0. This keeps the optical power received by the sine/cosine sensors constant regardless of changes in temperature and LED aging effects. After changing to square control, disable the deadband control by setting LCMOD = 0 and then use parameter LCSET (0x06 bits 5:0) to adjust the sine/cosine amplitudes to 500mV. After adjustment, it is recommended to enable the deadband control by setting LCMOD = 1. See LED POWER CONTROL on page [39](#page-38-2) for more information.



Rev D1, Page 28[/45](#page-44-0)

#### <span id="page-27-5"></span><span id="page-27-0"></span>**INTERPOLATOR**

#### <span id="page-27-1"></span>**Interpolator Resolution**

The resolution of the internal interpolator determines the resolution of the iC-LNB; it is set using parameter RESIPO (0x0E bits 6:5). The interpolator resolution also determines the maximum speed (sin/cos input frequency) as shown in Table [23.](#page-27-6)

<span id="page-27-6"></span>

Table 23: Interpolator Resolution

The maximum speeds shown in Table [23](#page-27-6) are for a nominal interpolator oscillator frequency of 19.0 MHz  $(OSCZ = 10)$ .

The interpolator must be enabled (ENIPO = 1) for normal operation of the iC-LNB, but must be disabled (ENIPO = 0) when setting or changing its resolution. After setting ENIPO = 1, the interpolator needs the startup time tst<sub>IPO</sub> to reach the current position. The startup time depends on the interpolator resolution and the speed at enabling, see spec. item 708.



Table 24: Interpolator Enable

<span id="page-27-2"></span>When disabled, the interpolator output is zero.

#### **Interpolator Hysteresis**

The hysteresis window of the interpolator is set using parameter HYS.

<span id="page-27-4"></span>

<b>HYS</b>	Address 0x0A; bits 2:0			
Value	Hysteresis with RESIPO =			
	00 (8 bit)	01 (7 bit)	10 (6 bit)	11 (5 bit)
0x00	$+/- 0.7^{\circ}$	$+/- 1.4^{\circ}$	$+/- 1.4^{\circ}$	$+/- 1.4^{\circ}$
0x01	$+/- 2.1^{\circ}$	$+/- 1.4^{\circ}$	$+/- 1.4^{\circ}$	$+/- 1.4^{\circ}$
0x02	$+/- 3.5^{\circ}$	$+/- 2.8^{\circ}$	$+/- 1.4^{\circ}$	$+/- 1.4^{\circ}$
0x03	$+/- 4.9^{\circ}$	$+/- 4.1^{\circ}$	$+/- 2.8^{\circ}$	$+/- 1.4^{\circ}$
0x04	$+/- 6.3^\circ$	$+/- 5.6^{\circ}$	$+/- 4.1^{\circ}$	$+/- 1.4^{\circ}$
0x05	$+/- 7.7^{\circ}$	$+/- 70^{\circ}$	$+/-56^{\circ}$	$+/- 2.8^{\circ}$
0x06	$+/-9.1^{\circ}$	$+/- 8.4^{\circ}$	$+/- 7.0^{\circ}$	$+/- 4.1^{\circ}$
0x07	$+/- 10.5^{\circ}$	$+/-9.8^{\circ}$	$+/- 8.4^{\circ}$	$+/- 5.6^{\circ}$
Note	The recommended values are printed in black			

Table 25: Hysteresis Depending On Interpolator Resolution

#### <span id="page-27-3"></span>**Interpolator Filter**

A low-pass filter is available to reduce noise on the interpolator inputs. This filter is enabled by parameter NENF.



Table 26: Interpolator Filter

It is recommended to always use the input filter; it has been designed so that it can be used across the entire speed range.



Rev D1, Page 29[/45](#page-44-0)

### <span id="page-28-5"></span><span id="page-28-0"></span>**FLEXCOUNT®**

FlexCount® allows the resolution of the incremental, serial, and parallel outputs, as well as the SPI position to be programmed to any value less than the maximum resolution. FlexCount operates in real time and does not introduce any significant latency into the signal path.

#### <span id="page-28-1"></span>**Enable/Disable**

FlexCount is enabled or disabled using parameter NENFLEX.



Table 27: FlexCount Disable

#### <span id="page-28-2"></span>**Incremental FlexCount Output**

To use FlexCount for the incremental (ABZ) outputs, parameter INC must be set to INC = 0x07. See IN-CREMENTAL (ABZ) OUTPUTS on page [33](#page-32-5) for more information.

#### <span id="page-28-3"></span>**Absolute FlexCount Output**

FlexCount can also be used for the absolute serial (shift register), parallel, and SPI outputs of the iC-LNB as determined by parameter SELABS.



Table 28: Absolute Output Resolution

FlexCount provides Gray code absolute outputs for all resolutions, however the position data output also allows binary absolute output.

If FlexCount is *not* used for the absolute outputs (SELABS = 1), the resolution of the absolute outputs is the maximum iC-LNB resolution, as determined by the selected interpolator resolution (RESIPO), as shown in Table [29.](#page-28-6)

Note that with SELABS = 1 the status POSOK is set to 1 if the interpolator position is valid and with SELABS = 0 the status POSOK is set to 1 if the FlexCount position is valid.

<span id="page-28-6"></span>

<span id="page-28-4"></span>Table 29: Maximum Absolute Output Resolution

#### **Resolution**

Parameter RESSUB determines the FlexCount resolution in incremental edges (ABZ outputs) or absolute counts (serial, parallel, and SPI outputs) per revolution.

<span id="page-28-7"></span>

<b>RESSUB</b>	Addresses 0x0F, 0x10, and 0x11 bits 3:0		
Value	Resolution (edges or counts per revolution)		
0x3	4		
0x7	8		
0x07FFF	32768		
0x08003	32772		
	(only with 6, 7 or 8 bit interpolation) .		
0x0FFFF	65536		
0x10003	65540		
	(only with 7 or 8 bit interpolation)		
0x1FFFF	131072		
0x20003	131076		
	(only with 8 bit interpolation)		
0x3FFFF	262 144		

Table 30: FlexCount Resolution

As shown in Table [30,](#page-28-7) RESSUB is equal to the desired resolution minus 1. For example, if an output resolution of 10 000 edges per revolution for the ABZ outputs is desired, set RESSUB = 0x0270F (10 000 – 1 = 9999 = 0x0270F).

FlexCount resolution must be evenly divisible by four. In addition, maximum FlexCount resolution is limited by the selected interpolator resolution (RESIPO) as shown in Table [31.](#page-28-8)

<span id="page-28-8"></span>

<b>RESIPO</b>	Address 0x0E; bits 6:5
Value	Maximum RESSUB Value
3	0x07FFF
2	0x0FFFF
	0x1FFFF
	0x3FFFF

Table 31: Maximum FlexCount Resolution



Rev D1, Page 30[/45](#page-44-0)

RESSUB is an 18-bit value spread across three registers in the iC-LNB register map, as shown in Table [32.](#page-29-3)

<span id="page-29-3"></span>

Table 32: RESSUB Addresses

### <span id="page-29-0"></span>**Position offset**

iC-LNB's FlexCount allows a programmable position offset to be specified. This offset can be set as a binary value of the maximum internal resolution (which is dependent on interpolator resolution RESIPO) using parameter ZPOS (not in the selected FlexCount resolution). All values from 0 to 262,143 can be selected when using 8 bit interpolator resolution; with 7 bit resolution, the LSB must be 0; with 6 bit resolution, the last two LSBs must be 0, and with 5 bit resolution, the last three LSBs must be 0.

<b>ZPOS</b>	Addresses 0x0C, 0x0D, 0x0E bits 3:0	
Value	Position offset (binary)	
0x00000	0 (any interpolation)	
0x00001	1 (only with 8 bit interpolation)	
0x00002	2 (only with 7 or 8 bit interpolation)	
0x00003	3 (only with 8 bit interpolation)	
0x00004	4 (only with 6, 7 or 8 bit interpolation)	
0x00008	8 (any interpolation)	
0x3FFFF	262 143 (only with 8 bit interpolation)	

Table 33: FlexCount Position Offset

#### <span id="page-29-1"></span>**Absolute Position Numeric Formats**

With binary FlexCount resolutions (those where RESSUB + 1 is an integer power of two), the Gray code absolute position is a number between 0 and RESSUB. Contiguous Gray code values differ by only one bit. Gray code 0 is coincident with the zero position of the encoder disc (falling edge of GA with DIR = 0).

With non-binary resolutions (those where RESSUB + 1 is not an integer power of 2), however, the full n-bit Gray code cannot be used. In these cases, to preserve the Gray code characteristic of a one bit change between contiguous values, only RESSUB+1 number of bits from the center of the full n-bit Gray code are used. This means that the Gray code absolute position is a value between two non-zero numbers.

For example, with a binary FlexCount resolution of 128 (RESSUB = 0x0007F), the Gray code absolute position is a value between 0 (0g0000) and 127 (0g0100'0000) inclusive. However, for the non-binary resolution of 100 (RESSUB = 0x00063), the Gray code absolute position is a value between 14 (0g0000'1001) and 113 (0g0100'1001) inclusive.

The lowest Gray code value (14 in this case) is called the *excess* and is the value by which the Gray code value exceeds the actual absolute position. To determine the true absolute position (a value between 0 and 99 for a FlexCount resolution of 100 as in the example above), the excess must be subtracted from each converted Gray code value.

For example, if the absolute position returned by the iC-LNB is 0g0010'0111, the true absolute position is calculated as  $58 - 14 = 44$  because  $0g0010'0111 = 0b0011'1010 = 0x3A = 58$ .

With non-binary resolutions, the excess is calculated as

$$
Excess = \frac{2^N - (RESSUB + 1)}{2}
$$

In the above equation, N is the number of bits necessary to represent RESSUB. For example, with a Flex-Count resolution of 100,  $N = 7$  since 7 bits are required to represent 0x63. For any FlexCount resolution, N is calculated as

$$
N = INT(log_2(RESSUB) + 1)
$$

With non-binary FlexCount resolutions, a Gray code value equal to the excess is coincident with the zero position of the encoder disc (falling edge of GA with  $DIR = 0$ ).

#### <span id="page-29-2"></span>**Changing FlexCount Resolution, Offset, or Direction**

FlexCount must be stopped before the resolution (RESSUB), offset (ZPOS), or direction of rotation are changed (pin DIR or parameter DIR). This is done using parameter STOPFLEX, which stops FlexCount.

<b>STOPFLEX</b>	Address 0x11; bit 5	
Value	Description	
	FlexCount active (normal operation)	
	<b>FlexCount Stopped</b>	

Table 34: FlexCount Reset



Rev D1, Page 31[/45](#page-44-0)

After changing the FlexCount resolution, offset, or direction, activate FlexCount again by setting STOPFLEX = 0. This resets and re-enables FlexCount, causing the incremental (ABZ) and absolute (if SE-LABS = 0) outputs to count to the current absolute position. During this period, the outputs are not valid and POSOK = 0. POSOK is set to 1 when the position outputs are again valid.



Table 35: Position Valid

As shown in Figure [4,](#page-19-0) it is recommended to implement a timeout when checking for POSOK. This timeout must be larger than the startup time tst $F_{\text{Hex}}$  (see spec. item 804) of the FlexCount. This avoids a potential infinite loop that could happen due to glitches or communication errors. If POSOK is still 0 after some number of timeouts (typically 5), a configuration error can be assumed.

Additionally, the incremental (ABZ) outputs can be set low (NOUTLO = 0 and TRIABZ = 0) or the incremental outputs can be set to tristate (TRIABZ = 1) to avoid invalid outputs when changing the FlexCount resolution, offset or direction. After the outputs are at the current absolute position (POSOK = 1), enable the FlexCount outputs (NOUTLO = 1 and TRIABZ = 0).



Table 36: FlexCount Outputs

See INCREMENTAL OUTPUTS on page [33](#page-32-5) for more information on TRIABZ.



Rev D1, Page 32[/45](#page-44-0)

#### <span id="page-31-3"></span><span id="page-31-0"></span>**OPERATING MODE**

The iC-LNB has two operating modes which are selected using configuration bit EPG.



Table 37: Operating Mode

#### <span id="page-31-1"></span>**Interface Mode**

In interface mode, the shift register is used for absolute position output and the quadrature outputs (INCA and INCB) are used for incremental position output. If FlexCount is enabled (NENFLEX = 0), the incremental resolution is programmable and an index signal (INCZ) is also available. Also with FlexCount active, the absolute resolution can be the same as the incremental resolution or the maximum as determined by RESSUB. See FLEXCOUNT® on page [29](#page-28-5) for more information.

Regardless of the FlexCount resolution, two Gray code outputs GA and GB are available. These represent the MSB and MSB – 1 (respectively) of the iC-LNB absolute

position and are provided for use by an external turns (revolution) counter. See GRAY CODE OUTPUTS on page [36](#page-35-3) for more information.

Also in interface mode, an output (XJD) is provided to aid in minimizing the mechanical tilt angle of the iC-LNB relative to the code disc. See ADJUSTMENT on page [38](#page-37-3) for more information.

A power-on output at pin POK indicates whether or not the iC-LNB is ready.

#### <span id="page-31-2"></span>**Parallel Mode**

In parallel mode, the absolute position output is a 16-bit parallel data word in Gray code. In this mode, all I/O pins are configured as outputs and the shift register output, incremental outputs, Gray code outputs, XJD, and POK outputs cannot be used. See PARALLEL MODE on page [37](#page-36-1) for more information.

The SPI interface can also be used for position data readout and is available in both operating modes. Table [38](#page-31-4) shows the pin functions for each operating mode. Pins not shown in Table [38](#page-31-4) are not affected by the choice of operating mode.

<span id="page-31-4"></span>

Table 38: Pin Functions According to Operating Mode



Rev D1, Page 33[/45](#page-44-0)

#### <span id="page-32-5"></span><span id="page-32-0"></span>**INCREMENTAL (ABZ) OUTPUTS**

#### <span id="page-32-1"></span>**ABZ Resolution**

In interface mode  $(EPG = 0)$ , the incremental outputs INCA and INCB can be set to use various interpolation factors or the FlexCount resolution. Selection is made using parameter INC.

<b>INC</b>	Address 0x08; bits 6:4
Value	Resolution
0x00	Interpolation Factor X1
0x01	Interpolation Factor X2
0x02	Interpolation Factor X4
0x03	Interpolation Factor X8
0x04	Interpolation Factor X16
0x05	iC-Haus digital test
0x06	iC-Haus test
0x07	<b>FlexCount Resolution</b>

Table 39: Incremental Output Resolution

If INC = 0x00 – 0x04, the resolution of the ABZ outputs is the selected interpolation factor times the resolution of the incremental track on the code disc. INC = 0x05 and 0x06 are used for special test modes as explained in [TEST FUNCTIONS](#page-40-1) on page [41.](#page-40-1) If INC = 0x07, the ABZ resolution is the selected FlexCount resolution. See [FLEXCOUNT](#page-28-5)® on page [29](#page-28-5) for more information.

Note that a valid Z pulse on output INCZ is only available when FlexCount resolution is used (INC = 0x07).

#### <span id="page-32-2"></span>**Direction Reversal**

If FlexCount is enabled (NENFLEX = 0 and SE-LABS = 0), the rotation direction of the incremental outputs can be reversed using parameter DIR or the DIR input.



Table 40: Direction Reversal

The DIR input and the DIR bit are XOR (exclusive OR) gated. This means that no direction reversal occurs if the DIR input is high and parameter DIR = 1.

<span id="page-32-3"></span>FlexCount must be reset after changing the direction of rotation. See FLEXCOUNT® on page [29](#page-28-5) for more information.

#### **Incremental Output Inversion**

If FlexCount is used (INC = 0x07), the incremental (ABZ) outputs can be inverted as required using register bits INVA, INVB, and INVZ. If FlexCount is not used (INC $\neq$ 0x07), these bits have no effect.



Table 41: INCA Output Inversion



#### Table 42: INCB Output Inversion



Table 43: INCZ Output Inversion

Note that inverting INCA or INCB reverses the counting direction of the AB outputs. Inverting both INCA and INCB does not affect the AB counting direction.

#### <span id="page-32-4"></span>**INCZ Position**

If FlexCount resolution is used ( $INC = 0x07$ ), the position of the INCZ output (relative to zero absolute position) is programmable. The Z position is determined by parameter ZPOS, as shown in Table [44.](#page-32-6)

<span id="page-32-6"></span>

<b>ZPOS</b>	Addresses 0x0C, 0x0D, 0x0E bits 3:0		
Value	Z Position (Edges Relative to Absolute Zero)		
0x00000	0 (any interpolation)		
0x00001	1 (only with 8 bit interpolation)		
0x00002	2 (only with 7 or 8 bit interpolation)		
0x00003	3 (only with 8 bit interpolation)		
0x00004	4 (only with 6,7 or 8 bit interpolation)		
.			
0x00008	8 (any interpolation)		
0x3FFFF	262 143 (only with 8 bit interpolation)		

Table 44: INCZ Position



Rev D1, Page 34[/45](#page-44-0)

If ZPOS = 0x0000, the zero position is coincident with the falling edge of GA (iC-LNB MSB) as shown in Figure [20\)](#page-33-2).



Figure 20: Zero position for ZPOS = 0x0

Acceptable ZPOS values are also affected by the interpolator resolution RESIPO, as shown in Table [45.](#page-33-3)

<span id="page-33-3"></span>

Table 45: Allowed ZPOS Value

ZPOS is an 18-bit value spread across three registers in the iC-LNB register map, as shown in Table [46.](#page-33-4)

<span id="page-33-4"></span>

<span id="page-33-0"></span>Table 46: ZPOS Addresses

### **INCZ Width**

If FlexCount resolution is used (INC = 0x07), the width of the INCZ output is also programmable. The Z width is determined by parameter Z90, as shown in Table [47.](#page-33-5)

<span id="page-33-5"></span><span id="page-33-2"></span>

<b>Z90</b>	Address 0x0E; bit 4		
Value	Index Width (AB Cycle)	<b>Coincident With</b>	
	$180^\circ$	A high	
	$90^{\circ}$	A and B high	

Table 47: Z Pulse Width

The INCZ output coincidence shown in Table [47](#page-33-5) is true if  $ZPOS = 0x00000$  and  $INVA = INVB = INVZ = 0$ . Other ZPOS values cause the INCZ output to be coincident with other AB states. Depending on the value of ZPOS, it may be necessary to invert INCA, INCB, or both to achieve the desired coincidence.

### <span id="page-33-1"></span>**Tristate**

The incremental outputs INCA, INCB, and INCZ can be put into a high-impedance state (tristate) using register bit TRIABZ.



Table 48: Incremental Outputs Tristate

This can be used to eliminate invalid transitions on the ABZ outputs when changing the FlexCount resolution or direction. After power-on TRIABZ = 1.



Rev D1, Page 35[/45](#page-44-0)

#### <span id="page-34-4"></span><span id="page-34-0"></span>**SHIFT REGISTER OUTPUT**

In interface mode (EPG = 0), a shift register is used for absolute position output.

As shown in Figure [21,](#page-34-6) the current absolute position is latched into the shift register on the first falling edge on the shift register clock input (CLK) while the shift

register load input (NSL) is high. Following this, the absolute position is clocked out on the shift register output (DOUT) on each rising edge of CLK, regardless of the level of NSL. Position is output in Gray code or binary, depending on parameter NGRAY, MSB first.



Figure 21: Shift register output

External data can be read into the iC-LNB through the shift register input (DIN). This data is clocked out following the position data, as shown in Figure [21.](#page-34-6)

The shift register output (DOUT) returns to its idle state (as specified by parameter RNF) on the rising edge of NSL. This means that the falling edge of NSL can occur any time during position transmission and is not critical.

#### <span id="page-34-1"></span>**Output Data Length**

The length of the shift register and the number of position bits used are selected using parameter SRC, as shown in Table [49.](#page-34-5)

<span id="page-34-5"></span>

<b>SRC</b>	Address 0x08; bits 2:0			
Value	Shift Register Length	Number of Bits Used		
0	18 bits	18		
	17 bits	17		
$\overline{2}$	16 bits	16		
3	16 bits	15		
4	16 bits	14		
5	16 bits	13		
6	14 bits	13		
	14 bits	12		

Table 49: Shift Register Output Data Length

Position is always shifted out MSB first and left-justified. If the output data length is greater than the number of bits used (SRC  $\geq$  3), the unused LSBs are zero. For

<span id="page-34-6"></span><span id="page-34-2"></span>example, if SRC = 4, the shift register outputs the 14-bit position value followed by two zeros.

#### **Output Data Format**

Parameter NGRAY is used to select whether the shift register absolute position output is in Gray code or binary as shown in Table [50.](#page-34-7)

<span id="page-34-7"></span>

Table 50: Shift Register Output Data Format

If FlexCount is enabled (NENFLEX = 0 and SE-LABS = 0) and a non-binary resolution is used (RESSUB + 1 is not an integer power of 2), the absolute position is a value between two non-zero numbers regardless of the setting of NGRAY. See FLEXCOUNT<sup>®</sup> on page [29](#page-28-5) for more information on the absolute position numeric formats.

#### <span id="page-34-3"></span>**Idle Output**

Parameter RNF is used to select the idle output of the shift register output (DOUT) as shown in Table [51.](#page-35-4)



Rev D1, Page 36[/45](#page-44-0)

<span id="page-35-4"></span>

Table 51: Shift Register Idle Output

<span id="page-35-0"></span>If the position data is invalid ( $\text{POSOK} = 0$ ), the output DOUT is set to low in idle state.

#### **Direction Reversal**

If FlexCount is enabled (NENFLEX = 0 and SE-LABS = 0), the absolute position direction can be reversed using parameter DIR or the DIR input. Both of these accomplish direction reversal by inverting the MSB of the Gray code absolute position.



Table 52: Direction Reversal

The DIR input and the DIR bit are XOR (exclusive OR) gated. This means that no direction reversal occurs if the DIR input is high and parameter  $DIR = 1$ . Direction reversal also works when binary output is selected (NGRAY = 1) as the conversion from Gray code to binary occurs after the MSB inversion.

FlexCount must be reset after changing the direction of rotation. See FLEXCOUNT® on page [29](#page-28-5) for more information.

### <span id="page-35-1"></span>**Shift Register Disable**

The output shift register can be disabled using NEN-SHIFT.



Table 53: Shift Register Disable

### <span id="page-35-3"></span><span id="page-35-2"></span>**GRAY CODE OUTPUTS**

In interface mode (EPG = 0), outputs GA and GB provide two 90° shifted digital signals with 1 PPR each as shown in Figure [22.](#page-35-5) These signals can be used by an external revolution counter to implement multiturn capability.



Figure 22: Outputs GA and GB

GA and GB are independent of the FlexCount resolution (RESSUB) or the zero position (ZPOS), and always occur at the positions shown in Figure [22](#page-35-5) relative to the code disc.

The DIR input or parameter DIR (0x07 bit 5) can be used to invert the GA signal to reverse the rotation direction of the GA and GB outputs.



Table 54: Direction Reversal

The DIR input and the DIR bit are XOR (exclusive OR) gated. This means that no direction reversal occurs if the DIR input is high and parameter  $DIR = 1$ .

<span id="page-35-5"></span>If FlexCount is enabled (NENFLEX = 0 and SE-LABS = 0), it must be reset after changing the direction of rotation. See FLEXCOUNT® on page [29](#page-28-5) for more information.



Rev D1, Page 37[/45](#page-44-0)

#### <span id="page-36-1"></span><span id="page-36-0"></span>**PARALLEL OUTPUT MODE**

Parallel output mode is provided as an alternative to the serial shift register output, incremental outputs, and the Gray code outputs. Parallel output mode is selected by setting EPG = 1.



Table 55: Operating Mode

In parallel output mode, the absolute position output is a 16-bit parallel data word in Gray code. In this mode, all I/O pins are configured as outputs and the shift register output, incremental outputs, Gray code outputs, XJD, and POK outputs cannot be used.

The 16-bit parallel output can be the 10 bits from the digital tracks and 6 bits from the interpolator or the top 16 FlexCount bits depending on parameter SELABS. See FLEXCOUNT® on page [29](#page-28-5) for more information on parameter SELABS and configuring FlexCount.

If FlexCount is enabled (NENFLEX = 0 and SE-LABS = 0) and a non-binary resolution is used (RESSUB + 1 is not an integer power of 2), the absolute position is a value between two non-zero numbers. See

FLEXCOUNT® on page [29](#page-28-5) for more information on the absolute position numeric formats.

It is recommended to set the interpolator resolution to 6 bits (RESIPO = 0x2) when using parallel output mode to allow the maximum input frequency, unless additional resolution is required by the SPI interface. See INTER-POLATOR on page [28](#page-27-5) for more information on RESIPO and input frequency.

The DIR input or parameter DIR (0x07 bit 5) can be used to invert the MSB to reverse the rotation direction of the parallel output.



Table 56: Direction Reversal

The DIR input and the DIR bit are XOR (exclusive OR) gated. This means that no direction reversal occurs if the DIR input is high and parameter  $DIR = 1$ .

If FlexCount is enabled (NENFLEX = 0 and SE-LABS = 0), it must be reset after changing the direction of rotation. See FLEXCOUNT® on page [29](#page-28-5) for more information.



<span id="page-37-4"></span>Rev D1, Page 38[/45](#page-44-0)

#### <span id="page-37-3"></span><span id="page-37-0"></span>**ADJUSTMENTS**

#### <span id="page-37-1"></span>**Tilt Angle**

In interface mode  $(EPG = 0)$ , a special output  $(XJD)$  is available to aid in adjusting the iC-LNB to minimize its tilt angle relative to the code disc for maximum accuracy.

XJD is the XORed signal from tracks DA4V and DA10V (the differential signal of the leading track 4 and track 10 diodes). As shown in Figure [23,](#page-37-4) adjust the tilt angle of the iC-LNB relative to the code disc to minimize the spike width, t, at 0° and 180°, as indicated by the edges of the GA output.



Figure 23: Using XJD to Minimize Tilt Angle

The maximum tilt angle that can be tolerated by the system is determined by the the diameter of the code disc and the chosen interpolator hysteresis (HYS), as shown in Table [57.](#page-37-5)

<span id="page-37-5"></span>

HYS(2:0)	LNB <sub>1</sub> S	LNB4S
0x00	$1.8^\circ$	$1.0^\circ$
0x01	$1.75^\circ$	$1.0^\circ$
0x02	$1.7^\circ$	$0.95^\circ$
0x03	$17^\circ$	$0.95^\circ$
0x04	$1.65^\circ$	$0.95^\circ$
$\cdots$	$\cdots$	$\cdots$
0x07	$1.6^\circ$	$0.9^\circ$

Table 57: Maximum Tilt Angle (relative to chip center)

The scan ratio for the adjustment signal at XJD can be derived from the maximum tilt angle. For example, with the LNB1S 42-1024 at a tilt angle of 1.8°, photodiode DA4V is approximately 74  $\mu$ m from its ideal position. With an average radius of 19.89 mm for track DA4, this results in an edge shift of 0.06%. The edge shift for photodiode DA10V is approximately the same size, but in the opposite direction. Therefore, the scan ratio is  $t/T = 0.12\%$  for the maximum tilt angle of 1.8°. Minimizing this value minimizes the tilt angle and maximizes system accuracy.

The actual spike width, t, depends on the rotation speed of the code disc. Under optimum conditions, the maximum spike Width is

$$
t[\mu s] = \frac{36000}{Speed [RPM]}
$$

The min. spike width is  $0 \mu s$  and can be regarded as an ideal value, but is difficult to achieve in practice. Due to imperfect light levels, code disc tolerances, etc. adjustment to a spike width between 0 µs and half of this maximum value is recommended. Ideally, both spikes should be the same width. For example, at 300 RPM, the spike width, t, should be less than 60 µs ( $\frac{36000}{300} \cdot 0.5$ ).

#### <span id="page-37-2"></span>**Radial Position**

The radial position of the iC-LNB relative to the code disc must be adjusted to center the tracks of the disc on the photodiodes of the iC-LNB. The error from ideal radial position must be less than 100 µm to avoid crosstalk between the absolute tracks, which can cause absolute position errors.

Radial position error also causes a phase error between the sine and cosine signals from the incremental track. This phase error can be measured and used to adjust the radial position of the iC-LNB relative to the code disc.

The phase error for a radial position error of 100 µm is shown in Table [58.](#page-37-6)

<span id="page-37-6"></span>

Table 58: Phase Error with 100 um Radial Position Error

Adjust the radial position of the iC-LNB relative to the code disc to minimize the phase error between the sine and cosine signals.



### <span id="page-38-2"></span><span id="page-38-0"></span>**LED POWER CONTROL**

The optical power received by the sine/cosine sensors is kept constant by the integrated LED power control, regardless of changes in temperature and LED aging effects. The control mode is determined by parameter LCTYP, the options being sum control or square control. It is recommended to use square control during normal operation and sum control only for calibration.



Table 59: LED Power Control Type

The control setpoint is determined by parameter LCSET.



Table 60: LED Power Control Setpoint

### <span id="page-38-3"></span><span id="page-38-1"></span>**ALARM OUTPUT**

The iC-LNB has an alarm or error output (ERR) to indicate errors. Under normal operation, ERR is low indicating that no errors are present.

ERR is driven high when the LED power control range is exceeded (ERRS = 1) or a parity error is detected in the RAM (ERRP = 1). ERRS and ERRP can also be read from the SPI status register, address 0x12 bits 1 and 2, respectively.



Figure 24: Alarm Output

LCMOD determines whether or not deadband is used in the LED power control loop.



Table 61: LED Power Control Mode

In operation, if LCMOD = 0, the LED power control decreases the LED power whenever the LED voltage exceeds the setpoint (LCSET) and increases it whenever the LED voltage is less than the setpoint. If LCMOD = 1, the LED power is only changed when the LED voltage deviates from the setpoint by more than  $\approx \pm 5\%$ .

The iC-LNB monitors the operation of the LED power control. If LED current exceeds the control range, ERRS in the status register (0x12 bit 1) is set to 1 and the ERR output is activated. See ALARM OUTPUT on page [39](#page-38-3) for more information.



Rev D1, Page 40[/45](#page-44-0)

#### <span id="page-39-1"></span><span id="page-39-0"></span>**OSCILLATOR**

The iC-LNB has two internal oscillators, one each for the interpolator and FlexCount. The frequency of these oscillators can be trimmed using parameter OSZC.

The oscillator frequency also affects the maximum speed (sin/cos input frequency). See INTERPOLATOR on page [28](#page-27-5) and spec. item 706 for more information.

<span id="page-39-2"></span>

Table 62: Oscillator Adjustment

It is recommended to use OSZC = 2, the startup value, unless application conditions require otherwise.



Rev D1, Page 41[/45](#page-44-0)

### <span id="page-40-1"></span><span id="page-40-0"></span>**TEST FUNCTIONS**

Test functions are provided in the iC-LNB to allow observation of internal analog signals for calibration and adjustment. These internal signals replace the analog sine and cosine outputs when TA = 1.



Table 63: Test Modes

In test mode (TA = 1), parameter TMUX determines which four internal signals are available on the analog sine and cosine outputs, as shown in Table [64.](#page-40-2)

<span id="page-40-2"></span>

<b>TMUX</b>	Address 0x09; bits 3:0			
Value	Pin PSIN	Pin NSIN	Pin PCOS	Pin NCOS
0x00	<b>VPSI</b>	<b>VNSI</b>	<b>VPCI</b>	<b>VNCI</b>
0x01	AVP <sub>1</sub>	Vref	AVN <sub>1</sub>	Vcomp
0x02	ANP <sub>1</sub>	Vref	ANN <sub>1</sub>	Vcomp
0x03	AN <sub>2</sub>	Vref	AV2	Vcomp
0x04	AN <sub>3</sub>	Vref	AV3	Vcomp
0x05	AN4	Vref	AV4	Vcomp
0x06	AN <sub>5</sub>	Vref	AV5	Vcomp
0x07	AN <sub>6</sub>	Vref	AV <sub>6</sub>	Vcomp
0x08	AN7	Vref	AV7	Vcomp
0x09	AN <sub>8</sub>	Vref	AV <sub>8</sub>	Vcomp
0x0A	AN <sub>9</sub>	Vref	AV9	Vcomp
0x0B	AN10	Vref	AV10	Vcomp
0x0C	<b>VREFPS</b>	<b>VREFNS</b>	<b>VREFPC</b>	<b>VREFNC</b>
0x0D	<b>PSIN</b>	<b>NSIN</b>	PCOS	<b>SVDC</b>
0x0E	<b>PCOS</b>	<b>NCOS</b>	<b>PSIN</b>	<b>CVDC</b>
0x0F. $NENF = 1$	<b>IPQT</b>	<b>IPO</b>	<b>VREFO</b>	<b>BIASPO</b>
0x0F, $NENF = 0$	<b>PSF</b>	<b>NSF</b>	<b>PCF</b>	<b>NCF</b>

Table 64: Test Signal Multiplexer for Analog Signals

See SIGNAL CONDITIONING on page [26](#page-25-3) for information on using the test signals for device calibration.

A digital test mode is provided to allow observation of internal digital signals for test and diagnosis. These internal signals replace the incremental outputs when INC = 0x05, as shown in Table [65.](#page-40-3)

<span id="page-40-3"></span>

Table 65: Test Signal Multiplexer for Digital Signals



Rev D1, Page 42[/45](#page-44-0)

### <span id="page-41-1"></span><span id="page-41-0"></span>**DESIGN REVIEW: Notes On Chip Functions**



#### Table 66: Notes on chip functions regarding iC-LNB chip release V



Table 67: Notes on chip functions regarding iC-LNB chip release U2



Rev D1, Page 43[/45](#page-44-0)

### <span id="page-42-0"></span>**REVISION HISTORY**











\* Release Date format: *YYYY-MM-DD*



#### Rev D1, Page 44[/45](#page-44-0)

iC-Haus expressly reserves the right to change its products, specifications and related supplements (together the Documents). A Datasheet Update Notification (DUN) gives details as to any amendments and additions made to the relevant Documents on our internet website [www.ichaus.com/DUN](http://www.ichaus.com/DUN) and is automatically generated and shall be sent to registered users by email. Copying – even as an excerpt – is only permitted with iC-Haus' approval in writing and precise reference to source.

The data and predicted functionality is intended solely for the purpose of product description and shall represent the usual quality and behaviour of the product.<br>In case the Documents contain obvious mistakes e.g. in writ that the Documents were from a third party view obviously not reliable. There shall be no claims based on defects as to quality and behaviour in cases of insignificant deviations from the Documents or in case of only minor impairment of usability.

No representations or warranties, either expressed or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification resp. Documents or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus products are not designed for and must not be used in connection with any applications where the failure of such products would reasonably be<br>expected to result in significant personal injury or death *(Safety-Crit* include, without limitation, life support devices and systems. iC-Haus products are not designed nor intended for use in military or aerospace applications or environments or in automotive applications unless specifically designated for such use by iC-Haus.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

Software and its documentation is provided by iC-Haus GmbH or contributors "AS IS" and is subject to the ZVEI General Conditions for the Supply of Products and Services with iC-Haus amendments and the ZVEI Software clause with iC-Haus amendments [\(www.ichaus.com/EULA\)](http://www.ichaus.com/EULA).



Rev D1, Page 45[/45](#page-44-0)

### <span id="page-44-0"></span>**ORDERING INFORMATION**



Please send your purchase orders to our order handling team:

#### **Fax: +49 (0) 61 35 - 92 92 - 692 E-Mail: [dispo@ichaus.com](mailto:dispo@ichaus.com)**

For technical support, information about prices and terms of delivery please contact:



**Appointed local distributors: [http://www.ichaus.com/sales\\_partners](http://www.ichaus.com/sales_partners)**